OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [sim/] [v2_0/] [include/] [pkgconf/] [mlt_mips_tx39_sim_ram.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
version 0
2
region ram 80000000 80000 0 !
3
section rom_vectors 0 1 0 1 1 1 1 1 80000000 80000000 ROMISC ROMISC !
4
section ROMISC 0 4 0 1 0 1 0 1 RELOCS RELOCS !
5
section RELOCS 0 4 0 1 0 1 0 1 init init !
6
section init 0 4 0 1 0 1 0 1 text text !
7
section text 0 4 0 1 0 1 0 1 fini fini !
8
section fini 0 4 0 1 0 1 0 1 rodata rodata !
9
section rodata 0 8 0 1 0 1 0 1 rodata1 rodata1 !
10
section rodata1 0 8 0 1 0 1 0 1 vsr_table vsr_table !
11
section vsr_table 0 4 0 1 0 1 0 1 data data !
12
section data 0 8 0 1 0 1 0 1 data1 data1 !
13
section data1 0 8 0 1 0 1 0 1 eh_frame eh_frame !
14
section eh_frame 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
15
section gcc_except_table 0 4 0 1 0 1 0 1 ctors ctors !
16
section ctors 0 4 0 1 0 1 0 1 dtors dtors !
17
section dtors 0 4 0 1 0 1 0 1 devtab devtab !
18
section devtab 0 4 0 1 0 1 0 1 got got !
19
section got 0 4 0 1 0 1 0 1 dynamic dynamic !
20
section dynamic 0 4 0 1 0 1 0 1 sdata sdata !
21
section sdata 0 8 0 1 0 1 0 1 lit8 lit8 !
22
section lit8 0 8 0 1 0 1 0 1 lit4 lit4 !
23
section lit4 0 8 0 1 0 1 0 1 sbss sbss !
24
section sbss 0 8 0 1 0 1 0 1 bss bss !
25
section bss 0 8 0 1 0 1 0 1 heap1 heap1 !
26
section heap1 0 8 0 0 0 0 0 0 !

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.