OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [vr4300/] [v2_0/] [ChangeLog] - Blame information for rev 562

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
2003-04-10  Nick Garnett  
2
 
3
        * src/mips_vr4300.ld:
4
        Added libsupc++.a to GROUP() directive for GCC versions later than
5
        3.0.
6
 
7
2001-12-05  Nick Garnett  
8
 
9
        * include/variant.inc: Add ifdef around cache clearing code to
10
        only do this in non-RAM-startup configurations. If this is done in
11
        a RAM-startup configuration, it can play merry havoc with the
12
        state of things like RedBoot's network stack.
13
        We now assume, for RAM applications, that our loader has
14
        initialized the cache.
15
 
16
2001-10-12  Nick Garnett  
17
 
18
        * src/mips_vr4300.ld (SECTION_rom_vectors): Updated this section
19
        to make ROM startup work.
20
        Note: this still does not fix all ROM startup problems, since the
21
        ROM is still too slow to execute code from at anything like a
22
        relistic speed.
23
 
24
2001-10-01  Jonathan Larmour  
25
 
26
        * cdl/hal_mips_vr4300.cdl: Define endianness in platform CDL instead.
27
 
28
2001-09-10  Nick Garnett  
29
 
30
        * src/mips_vr4300.ld: Added .2ram sections to data section needed
31
        for FLASH support.
32
 
33
2001-09-07  Nick Garnett  
34
 
35
        * include/variant.inc: Added definition of INITIAL_SR_VAR.
36
 
37
        * include/var_arch.h (CYG_HAL_GDB_REG): Returned GDB registers to
38
        full 64bit width.
39
 
40
        * cdl/hal_mips_vr4300.cdl: Added endianness configuration.
41
        Currently the VRC4373 platform is big endian for historical
42
        reasons, while the VRC4375 platform is little endian.
43
 
44
2000-09-01  Jonathan Larmour  
45
 
46
        * include/var_arch.h (CYG_HAL_GDB_REG): vr4300 GDB stubs now use
47
        32-bits internally to represent registers
48
 
49
2000-06-21  Nick Garnett  
50
 
51
        * src/mips_vr4300.ld:
52
        Switched to new table definition mechanism.
53
 
54
2000-02-23  Jonathan Larmour  
55
 
56
        * include/var_cache.h: Don't need to conditionalize on vr4300
57
 
58
2000-02-16  Jesper Skov  
59
 
60
        * cdl/hal_mips_vr4300.cdl: removed fix me
61
 
62
2000-01-28  Gary Thomas  
63
 
64
        * src/mips_vr4300.ld: Add support for network package.
65
 
66
2000-01-14  Nick Garnett  
67
 
68
        * include/pkgconf/hal_mips_vr4300.h:
69
        Added define for CYGHWR_HAL_MIPS_64BIT so that all vr4300 targets
70
        save and restore 64 bit register values.
71
 
72
        * cdl/hal_mips_vr4300.cdl:
73
        Added option for CYGHWR_HAL_MIPS_64BIT so that all vr4300 targets
74
        save and restore 64 bit register values.
75
 
76
1999-12-21  Jonathan Larmour  
77
 
78
        * cdl/hal_mips_vr4300.cdl: Some cosmetic layout changes and fixed typos
79
        Ensure we "puts" to correct CDL header
80
 
81
1999-12-02  John Dallaway  
82
 
83
        * cdl/hal_mips_vr4300.cdl:
84
 
85
        Use the  token in custom rules.
86
 
87
1999-12-01  John Dallaway  
88
 
89
        * cdl/hal_mips_vr4300.cdl:
90
 
91
        Use the  token in custom rules.
92
 
93
1999-11-04  John Dallaway  
94
 
95
        * cdl/hal_mips_vr4300.cdl:
96
 
97
        Output custom rule dependency information to .deps files in
98
        the current directory.
99
 
100
        Dispense with the need to create a 'src' sub-directory.
101
 
102
1999-11-02  Jesper Skov  
103
 
104
        * cdl/hal_mips_vr4300.cdl: Added.
105
 
106
1999-10-25  Nick Garnett  
107
 
108
        * include/var_cache.h: The single nop added on 10-21 seems to
109
        cause exceptions on the vrc4373 board but not on others. Extended
110
        this to three nops, which seem to work on all boards.
111
 
112
1999-10-22  Nick Garnett  
113
 
114
        * include/var_intr.h: Removed superfluous placeholder ifdef.
115
 
116
1999-10-21  Nick Garnett  
117
 
118
        * include/var_cache.h: Added an extra nop after reading the
119
        config0 register. In some boards we get an exception when reloading
120
        it if we don't have this here. Something to do with coprocessor
121
        hazards.
122
 
123
1999-10-06  Jonathan Larmour  
124
 
125
        * src/PKGconf.mak: Don't create extras.o here any more
126
 
127
1999-10-05  Nick Garnett  
128
 
129
        * src/PKGconf.mak: Switched link command for libextras over to big
130
        endian.
131
 
132
        * include/pkgconf/hal_mips_vr4300.h: Added definition of
133
        CYGPKG_HAL_MIPS_MSBFIRST.
134
 
135
        * include/variant.inc: Set BE bit in config0 register depending on
136
        definitions of CYGPKG_HAL_MIPS_[L|M]SBFIRST.
137
 
138
1999-09-09  Nick Garnett  
139
 
140
        * src/mips_vr4300.ld:
141
        Extended size of .rom_vectors section to 0x800 bytes for ROMRAM
142
        startup so that when it is copied down into RAM, the VSR and
143
        vector tables are zeroed automatically.
144
 
145
        * include/variant.inc:
146
        Moved cache macros here so that code to initialize the caches is
147
        variant specific.
148
 
149
1999-09-08  Jonathan Larmour  
150
 
151
        * src/mips_vr4300.ld: Discard debug vector - it doesn't exist on the
152
        vr4300
153
 
154
1999-08-05  Jonathan Larmour  
155
 
156
        * include/variant.inc: VR4300 is a mips 3 processor, so always allow
157
        mips3 instructions
158
 
159
1999-07-15  Jonathan Larmour  
160
 
161
        * include/variant.inc: Rename CYG_HAL_MIPS_FSR_INIT to
162
        CYG_HAL_MIPS_FCSR_INIT since that's closer to its documented name
163
 
164
1999-07-09  Jonathan Larmour  
165
 
166
        * include/var_cache.h: Define HAL_ICACHE_IS_ENABLED() to be the same
167
        as HAL_DCACHE_IS_ENABLED()
168
 
169
1999-06-25  Nick Garnett  
170
 
171
        * include/variant.inc:
172
        Added initializer for FPU FSR register.
173
 
174
1999-06-17  Nick Garnett  
175
 
176
        * include/var_cache.h: Added defines to disable generic code for
177
        cache lock support in hal_cache.h. The vr4300 does not have cache
178
        locking.
179
 
180
1999-06-17  Jesper Skov  
181
 
182
        * src/mips_vr4300.ld: Removed below workaround.
183
 
184
1999-06-16  Jesper Skov  
185
        CR 100804 workaround
186
        * src/mips_vr4300.ld:  Suppress .mdebug in the final output.
187
 
188
1999-05-28  Nick Garnett  
189
 
190
        * src/mips_vr4300.ld:
191
        Removed references to CYG_HAL_STARTUP_STUBS
192
 
193
1999-05-27  Nick Garnett  
194
 
195
        * include/var_cache.h (HAL_DCACHE_IS_ENABLED): Added an
196
        implementation of this macro.
197
 
198
1999-05-21  Nick Garnett  
199
 
200
        * src/var_misc.c (hal_variant_init): Added enables for caches.
201
 
202
        * src/mips_vr4300.ld: Added definition of SECTION_rom_vectors()
203
        for ROMRAM and STUBS startups.
204
 
205
        * include/variant.inc: Added an initial value for config0.
206
 
207
        * include/var_cache.h: Added enable and disable macros for data
208
        and instruction caches.
209
 
210
1999-05-13  Nick Garnett  
211
 
212
        Imported whole directory tree into main trunk of repository.
213
 
214
1999-05-11  Nick Garnett  
215
 
216
        [VR4300 branch]
217
        * include/imp_arch.h:
218
        * include/imp_intr.h:
219
        * include/imp_cache.h:
220
        * include/impl.inc:
221
        * src/imp_misc.c:
222
        * include/var_arch.h:
223
        * include/var_intr.h:
224
        * include/var_cache.h:
225
        * include/variant.inc:
226
        * src/var_misc.c:
227
        * src/PKGconf.mak:
228
        "Imp" and "Impl" files renamed to "var" and "variant" equivalents.
229
 
230
        * include/pkgconf/hal_vr4300.h
231
        * include/pkgconf/hal_mips_vr4300.h
232
        Config file hal_vr4300.h renamed to hal_mips_vr4300.h so that it
233
        matches the name synthesized by pkgconf.tcl.
234
 
235
        * src/mips_vr4300.ld:
236
        Moved VSR table and vector table to 0x800XXXXX.
237
 
238
1999-05-11  Gary Thomas  
239
 
240
        [VR4300 branch]
241
        * src/mips_vr4300.ld: Change CTOR sort order - fixes problems
242
        with uItron initialization.
243
 
244
1999-04-29  Nick Garnett  
245
 
246
        [VR4300 branch]
247
        * src/mips_vr4300.ld: Added definitions of hal_vsr_table and
248
        hal_virtual_vector_table. These are currently at 0x806XXXXX but
249
        will be moved to 0x800XXXXX when we can make proper ROMs.
250
 
251
1999-04-27  John Dallaway  
252
 
253
        [VR4300 branch]
254
        * src/PKGconf.mak: Force generation of little-endian extras.o
255
 
256
1999-04-23  Nick Garnett  
257
 
258
        [VR4300 branch]
259
        * include/pkgconf/hal_vr4300.h: Added some CPU characterization
260
        definitions for the benefit of the generic mips HAL.
261
 
262
        * include/imp_arch.h: Added this file. It contains configuration
263
        and redefinitions for stuff in hal_arch.h.
264
 
265
1999-04-21  Nick Garnett  
266
 
267
        [VR4300 branch]
268
        * src/imp_misc.c: Added this file to contain
269
        hal_implementation_init().
270
 
271
        * src/PKGconf.mak (COMPILE): Added imp_misc.c.
272
 
273
 
274
//===========================================================================
275
//####ECOSGPLCOPYRIGHTBEGIN####
276
// -------------------------------------------
277
// This file is part of eCos, the Embedded Configurable Operating System.
278
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
279
//
280
// eCos is free software; you can redistribute it and/or modify it under
281
// the terms of the GNU General Public License as published by the Free
282
// Software Foundation; either version 2 or (at your option) any later version.
283
//
284
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
285
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
286
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
287
// for more details.
288
//
289
// You should have received a copy of the GNU General Public License along
290
// with eCos; if not, write to the Free Software Foundation, Inc.,
291
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
292
//
293
// As a special exception, if other files instantiate templates or use macros
294
// or inline functions from this file, or you compile this file and link it
295
// with other works to produce a work based on this file, this file does not
296
// by itself cause the resulting work to be covered by the GNU General Public
297
// License. However the source code for this file must still be made available
298
// in accordance with section (3) of the GNU General Public License.
299
//
300
// This exception does not invalidate any other reasons why a work based on
301
// this file might be covered by the GNU General Public License.
302
//
303
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
304
// at http://sources.redhat.com/ecos/ecos-license/
305
// -------------------------------------------
306
//####ECOSGPLCOPYRIGHTEND####
307
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.