OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [vrc4375/] [v2_0/] [include/] [pkgconf/] [mlt_mips_vr4300_vrc4375_ram.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
version 0
2 
region ram 80100000 1e00000 0 !
3 
section rom_vectors 0 1 0 1 1 1 1 1 80100000 80100000 text text !
4 
section text 0 1 0 1 0 1 0 1 fini fini !
5 
section fini 0 1 0 1 0 1 0 1 ctors ctors !
6 
section ctors 0 1 0 1 0 1 0 1 dtors dtors !
7 
section dtors 0 1 0 1 0 1 0 1 rodata rodata !
8 
section rodata 0 1 0 1 0 1 0 1 rodata1 rodata1 !
9 
section rodata1 0 1 0 1 0 1 0 1 fixup fixup !
10 
section fixup 0 1 0 1 0 1 0 1 rel.dyn rel.dyn !
11 
section rel.dyn 0 1 0 1 0 1 0 1 gcc_except_table gcc_except_table !
12 
section gcc_except_table 0 1 0 1 0 1 0 1 data data !
13 
section data 0 8 0 1 0 1 0 1 bss bss !
14 
section bss 0 10 0 1 0 1 0 1 heap1 heap1 !
15 
section heap1 0 8 0 0 0 0 0 0 !
16 
section pci_window 100000 1 0 0 1 0 1 0 81f00000 81f00000 !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.