OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mn10300/] [am31/] [v2_0/] [include/] [var_arch.h] - Blame information for rev 587

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_VAR_ARCH_H
2
#define CYGONCE_HAL_VAR_ARCH_H
3
 
4
//==========================================================================
5
//
6
//      var_arch.h
7
//
8
//      Architecture specific abstractions
9
//
10
//==========================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//==========================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):    nickg
47
// Contributors: nickg
48
// Date:         1999-02-17
49
// Purpose:      Define architecture abstractions
50
// Description:  This file contains any extra or modified definitions for
51
//               this variant of the architecture.
52
// Usage:        #include <cyg/hal/var_arch.h>
53
//              
54
//####DESCRIPTIONEND####
55
//
56
//==========================================================================
57
 
58
#include <pkgconf/hal.h>
59
#include <cyg/infra/cyg_type.h>
60
 
61
//--------------------------------------------------------------------------
62
// Processor saved states:
63
 
64
typedef struct HAL_SavedRegisters
65
{
66
    // These are common to all saved states and are in the order
67
    // stored and loaded by the movm instruction.
68
    CYG_ADDRWORD        vector;         /* Vector number/dummy          */
69
    CYG_ADDRWORD        lar;            /* Loop address register        */
70
    CYG_ADDRWORD        lir;            /* Loop instruction register    */
71
    CYG_ADDRWORD        mdr;            /* Multiply/Divide register     */
72
    CYG_ADDRWORD        a1;
73
    CYG_ADDRWORD        a0;
74
    CYG_ADDRWORD        d1;
75
    CYG_ADDRWORD        d0;
76
    CYG_ADDRWORD        a3;
77
    CYG_ADDRWORD        a2;
78
    CYG_ADDRWORD        d3;
79
    CYG_ADDRWORD        d2;
80
 
81
    /* On interrupts the PC and PSW are pushed automatically by the     */
82
    /* CPU and SP is pushed for debugging reasons. On a thread switch   */
83
    /* the saved context is made to look the same.                      */
84
 
85
    CYG_ADDRWORD  sp;             /* Saved copy of SP in some states      */
86
    CYG_ADDRWORD  psw;            /* Status word                          */
87
    CYG_ADDRWORD  pc;             /* Program Counter                      */
88
 
89
} HAL_SavedRegisters;
90
 
91
//--------------------------------------------------------------------------
92
#endif // CYGONCE_HAL_VAR_ARCH_H
93
// End of var_arch.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.