Subversion Repositories openrisc_me

#ifndef CYGONCE_HAL_ARCH_INC

#define CYGONCE_HAL_ARCH_INC

##=============================================================================

##

##      arch.inc

##

##      MN10300 assembler header file

##

##=============================================================================

#####ECOSGPLCOPYRIGHTBEGIN####

## -------------------------------------------

## This file is part of eCos, the Embedded Configurable Operating System.

## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.

##

## eCos is free software; you can redistribute it and/or modify it under

## the terms of the GNU General Public License as published by the Free

## Software Foundation; either version 2 or (at your option) any later version.

##

## eCos is distributed in the hope that it will be useful, but WITHOUT ANY

## WARRANTY; without even the implied warranty of MERCHANTABILITY or

## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License

## for more details.

##

## You should have received a copy of the GNU General Public License along

## with eCos; if not, write to the Free Software Foundation, Inc.,

## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.

##

## As a special exception, if other files instantiate templates or use macros

## or inline functions from this file, or you compile this file and link it

## with other works to produce a work based on this file, this file does not

## by itself cause the resulting work to be covered by the GNU General Public

## License. However the source code for this file must still be made available

## in accordance with section (3) of the GNU General Public License.

##

## This exception does not invalidate any other reasons why a work based on

## this file might be covered by the GNU General Public License.

##

## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.

## at http://sources.redhat.com/ecos/ecos-license/

## -------------------------------------------

#####ECOSGPLCOPYRIGHTEND####

##=============================================================================

#######DESCRIPTIONBEGIN####

##

## Author(s):   nickg

## Contributors:        nickg, dmoseley

## Date:        1997-10-16

## Purpose:     Architecture definitions.

## Description: This file contains various definitions and macros that are

##              useful for writing assembly code for the MN10300 CPU family.

## Usage:

##              #include 

##              ...

##

##

######DESCRIPTIONEND####

##

##=============================================================================

#include 

#include 

##-----------------------------------------------------------------------------

## CPU specific macros. These provide a common assembler interface to

## operations that may have CPU specific implementations on different

## variants of the architecture.

#ifndef CYGPKG_HAL_MN10300_CPU_INIT_DEFINED

        # Initialize CPU

        .macro  hal_cpu_init

        # Set up the PSW

        mov     0x0700,d0

        mov     d0,psw

        .endm

#endif

        # Enable interrupts

        .macro hal_cpu_int_enable

        or      0x0800,psw

        .endm

        # Disable interrupts

        .macro hal_cpu_int_disable

        and     0xF7ff,psw

        .endm

        # Merge the interrupt enable state of the status register in

        # \sr with the current sr.

        .macro  hal_cpu_int_merge sr

        movm    [d3],(sp)

        and     0x00000F00,\sr          # isolate IE and IM bits

        hal_cpu_get_psw d3

        and     0xfffff0ff,d3

        or      \sr,d3

        hal_cpu_set_psw d3

        movm    (sp),[d3]

        .endm

        # Enable further exception processing, and disable

        # interrupt processing.

        .macro hal_cpu_except_enable

        .endm

        # Return from exception.

        .macro  hal_cpu_eret pc,sr

        .endm

##-----------------------------------------------------------------------------

# Default interrupt decoding macros.

#ifndef CYGPKG_HAL_MN10300_INTC_DEFINED

#ifndef CYGPKG_HAL_MN10300_INTC_INIT_DEFINED

        # initialize all interrupts to disabled

        .macro  hal_intc_init

        .endm

#endif

#endif

#ifndef CYGPKG_HAL_MN10300_INTC_DECODE_DEFINED

        .macro  hal_intc_decode dreg,areg,dreg1

        .endm

#endif

#------------------------------------------------------------------------------

# MMU macros.

#ifndef CYGPKG_HAL_MN10300_MMU_DEFINED

        .macro  hal_mmu_init

        .endm

#endif

#------------------------------------------------------------------------------

# MEMC macros.

#ifndef CYGPKG_HAL_MN10300_MEMC_DEFINED

        .macro  hal_memc_init

        .endm

#endif

#------------------------------------------------------------------------------

# Cache macros.

#ifndef CYGPKG_HAL_MN10300_CACHE_DEFINED

        .macro  hal_cache_init

        .endm

#endif

#------------------------------------------------------------------------------

# Diagnostics macros.

#ifndef CYGPKG_HAL_MN10300_DIAG_DEFINED

        .macro  hal_diag_init

        .endm

        .macro  hal_diag_excpt_start

        .endm

        .macro  hal_diag_intr_start

        .endm

        .macro  hal_diag_restore

        .endm

        .macro  hal_diag_data

        .endm

#endif

#------------------------------------------------------------------------------

# Timer initialization.

#ifndef CYGPKG_HAL_MN10300_TIMER_DEFINED

        .macro  hal_timer_init

        .endm

#endif

#------------------------------------------------------------------------------

# Monitor initialization.

#ifndef CYGPKG_HAL_MN10300_MON_DEFINED

        .macro  hal_mon_init

        .endm

#endif

#------------------------------------------------------------------------------

#endif // ifndef CYGONCE_HAL_ARCH_INC

# end of arch.inc