OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mn10300/] [arch/] [v2_0/] [include/] [hal_cache.h] - Blame information for rev 454

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_CACHE_H
2
#define CYGONCE_HAL_CACHE_H
3
 
4
//=============================================================================
5
//
6
//      hal_cache.h
7
//
8
//      HAL cache control API
9
//
10
//=============================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//=============================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):   nickg
47
// Contributors:        nickg
48
// Date:        1998-02-17
49
// Purpose:     Cache control API
50
// Description: The macros defined here provide the HAL APIs for handling
51
//              cache control operations.
52
// Usage:
53
//              #include <cyg/hal/hal_cache.h>
54
//              ...
55
//              
56
//
57
//####DESCRIPTIONEND####
58
//
59
//=============================================================================
60
 
61
#include <pkgconf/hal.h>
62
#include <cyg/infra/cyg_type.h>
63
 
64
#if !defined(CYG_HAL_MN10300_AM31_SIM)
65
 
66
#include <cyg/hal/var_cache.h>
67
 
68
#else
69
 
70
//=============================================================================
71
// MN10300 Simulator
72
 
73
//-----------------------------------------------------------------------------
74
// Cache dimensions
75
 
76
// Data cache
77
#define HAL_DCACHE_SIZE                 4096    // Size of data cache in bytes
78
#define HAL_DCACHE_LINE_SIZE            16      // Size of a data cache line
79
#define HAL_DCACHE_WAYS                 2       // Associativity of the cache
80
 
81
// Instruction cache
82
#define HAL_ICACHE_SIZE                 4096    // Size of cache in bytes
83
#define HAL_ICACHE_LINE_SIZE            16      // Size of a cache line
84
#define HAL_ICACHE_WAYS                 2       // Associativity of the cache
85
 
86
#define HAL_DCACHE_SETS (HAL_DCACHE_SIZE/(HAL_DCACHE_LINE_SIZE*HAL_DCACHE_WAYS))
87
#define HAL_ICACHE_SETS (HAL_ICACHE_SIZE/(HAL_ICACHE_LINE_SIZE*HAL_ICACHE_WAYS))
88
 
89
//-----------------------------------------------------------------------------
90
// Global control of data cache
91
 
92
// Enable the data cache
93
#define HAL_DCACHE_ENABLE()
94
 
95
// Disable the data cache
96
#define HAL_DCACHE_DISABLE()
97
 
98
// Invalidate the entire cache
99
#define HAL_DCACHE_INVALIDATE_ALL()
100
 
101
// Synchronize the contents of the cache with memory.
102
#define HAL_DCACHE_SYNC()
103
 
104
// Set the data cache refill burst size
105
//#define HAL_DCACHE_BURST_SIZE(_size_)
106
 
107
// Set the data cache write mode
108
//#define HAL_DCACHE_WRITE_MODE( _mode_ )
109
 
110
// Load the contents of the given address range into the data cache
111
// and then lock the cache so that it stays there.
112
//#define HAL_DCACHE_LOCK(_base_, _size_)
113
 
114
// Undo a previous lock operation
115
//#define HAL_DCACHE_UNLOCK(_base_, _size_)
116
 
117
// Unlock entire cache
118
//#define HAL_DCACHE_UNLOCK_ALL()
119
 
120
//-----------------------------------------------------------------------------
121
// Data cache line control
122
 
123
// Allocate cache lines for the given address range without reading its
124
// contents from memory.
125
//#define HAL_DCACHE_ALLOCATE( _base_ , _size_ )
126
 
127
// Write dirty cache lines to memory and invalidate the cache entries
128
// for the given address range.
129
//#define HAL_DCACHE_FLUSH( _base_ , _size_ )
130
 
131
// Invalidate cache lines in the given range without writing to memory.
132
//#define HAL_DCACHE_INVALIDATE( _base_ , _size_ )
133
 
134
// Write dirty cache lines to memory for the given address range.
135
//#define HAL_DCACHE_STORE( _base_ , _size_ )
136
 
137
// Preread the given range into the cache with the intention of reading
138
// from it later.
139
//#define HAL_DCACHE_READ_HINT( _base_ , _size_ )
140
 
141
// Preread the given range into the cache with the intention of writing
142
// to it later.
143
//#define HAL_DCACHE_WRITE_HINT( _base_ , _size_ )
144
 
145
// Allocate and zero the cache lines associated with the given range.
146
//#define HAL_DCACHE_ZERO( _base_ , _size_ )
147
 
148
//-----------------------------------------------------------------------------
149
// Global control of Instruction cache
150
 
151
// Enable the instruction cache
152
#define HAL_ICACHE_ENABLE()
153
 
154
// Disable the instruction cache
155
#define HAL_ICACHE_DISABLE()
156
 
157
// Invalidate the entire cache
158
#define HAL_ICACHE_INVALIDATE_ALL()
159
 
160
// Synchronize the contents of the cache with memory.
161
#define HAL_ICACHE_SYNC()
162
 
163
// Set the instruction cache refill burst size
164
//#define HAL_ICACHE_BURST_SIZE(_size_)
165
 
166
// Load the contents of the given address range into the instruction cache
167
// and then lock the cache so that it stays there.
168
//#define HAL_ICACHE_LOCK(_base_, _size_)
169
 
170
// Undo a previous lock operation
171
//#define HAL_ICACHE_UNLOCK(_base_, _size_)
172
 
173
// Unlock entire cache
174
//#define HAL_ICACHE_UNLOCK_ALL()
175
 
176
//-----------------------------------------------------------------------------
177
// Instruction cache line control
178
 
179
// Invalidate cache lines in the given range without writing to memory.
180
//#define HAL_ICACHE_INVALIDATE( _base_ , _size_ )
181
 
182
#endif
183
 
184
 
185
//-----------------------------------------------------------------------------
186
// Check that a supported configuration has actually defined some macros.
187
 
188
#ifndef HAL_DCACHE_ENABLE
189
 
190
#error Unsupported MN10300 configuration
191
 
192
#endif
193
 
194
//-----------------------------------------------------------------------------
195
#endif // ifndef CYGONCE_HAL_CACHE_H
196
// End of hal_cache.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.