OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mn10300/] [stb/] [v2_0/] [include/] [plf_io.h] - Blame information for rev 565

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_PLF_IO_H
2
#define CYGONCE_PLF_IO_H
3
 
4
//=============================================================================
5
//
6
//      plf_io.h
7
//
8
//      Platform specific IO support
9
//
10
//=============================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//=============================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):    nickg
47
// Contributors: dhowells
48
// Date:         2001-08-02
49
// Purpose:      STB platform IO support
50
// Description:
51
// Usage:        #include <cyg/hal/plf_io.h>
52
//
53
//####DESCRIPTIONEND####
54
//
55
//=============================================================================
56
 
57
#include <pkgconf/hal.h>
58
 
59
#ifdef __ASSEMBLER__
60
#define HAL_REG_8(x)              x
61
#define HAL_REG_16(x)             x
62
#define HAL_REG_32(x)             x
63
#else
64
#define HAL_REG_8(x)              (volatile cyg_uint8*)(x)
65
#define HAL_REG_16(x)             (volatile cyg_uint16*)(x)
66
#define HAL_REG_32(x)             (volatile cyg_uint32*)(x)
67
#endif
68
 
69
//-----------------------------------------------------------------------------
70
 
71
/* STB GPIO Registers */
72
#define HAL_GPIO_BASE                           0xDB000000
73
 
74
#define HAL_GPIO_0_MODE_OFFSET                  0x0000
75
#define HAL_GPIO_0_IN_OFFSET                    0x0004
76
#define HAL_GPIO_0_OUT_OFFSET                   0x0008
77
#define HAL_GPIO_1_MODE_OFFSET                  0x0100
78
#define HAL_GPIO_1_IN_OFFSET                    0x0104
79
#define HAL_GPIO_1_OUT_OFFSET                   0x0108
80
#define HAL_GPIO_2_MODE_OFFSET                  0x0200
81
#define HAL_GPIO_2_IN_OFFSET                    0x0204
82
#define HAL_GPIO_2_OUT_OFFSET                   0x0208
83
#define HAL_GPIO_3_MODE_OFFSET                  0x0300
84
#define HAL_GPIO_3_IN_OFFSET                    0x0304
85
#define HAL_GPIO_3_OUT_OFFSET                   0x0308
86
#define HAL_GPIO_4_MODE_OFFSET                  0x0400
87
#define HAL_GPIO_4_IN_OFFSET                    0x0404
88
#define HAL_GPIO_4_OUT_OFFSET                   0x0408
89
#define HAL_GPIO_5_MODE_OFFSET                  0x0500
90
#define HAL_GPIO_5_IN_OFFSET                    0x0504
91
#define HAL_GPIO_5_OUT_OFFSET                   0x0508
92
 
93
#define HAL_GPIO_0_MODE                         HAL_REG_16 (HAL_GPIO_BASE + HAL_GPIO_0_MODE_OFFSET)
94
#define HAL_GPIO_0_IN                           HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_0_IN_OFFSET)
95
#define HAL_GPIO_0_OUT                          HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_0_OUT_OFFSET)
96
#define HAL_GPIO_1_MODE                         HAL_REG_16 (HAL_GPIO_BASE + HAL_GPIO_1_MODE_OFFSET)
97
#define HAL_GPIO_1_IN                           HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_1_IN_OFFSET)
98
#define HAL_GPIO_1_OUT                          HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_1_OUT_OFFSET)
99
#define HAL_GPIO_2_MODE                         HAL_REG_16 (HAL_GPIO_BASE + HAL_GPIO_2_MODE_OFFSET)
100
#define HAL_GPIO_2_IN                           HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_2_IN_OFFSET)
101
#define HAL_GPIO_2_OUT                          HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_2_OUT_OFFSET)
102
#define HAL_GPIO_3_MODE                         HAL_REG_16 (HAL_GPIO_BASE + HAL_GPIO_3_MODE_OFFSET)
103
#define HAL_GPIO_3_IN                           HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_3_IN_OFFSET)
104
#define HAL_GPIO_3_OUT                          HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_3_OUT_OFFSET)
105
#define HAL_GPIO_4_MODE                         HAL_REG_16 (HAL_GPIO_BASE + HAL_GPIO_4_MODE_OFFSET)
106
#define HAL_GPIO_4_IN                           HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_4_IN_OFFSET)
107
#define HAL_GPIO_4_OUT                          HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_4_OUT_OFFSET)
108
#define HAL_GPIO_5_MODE                         HAL_REG_16 (HAL_GPIO_BASE + HAL_GPIO_5_MODE_OFFSET)
109
#define HAL_GPIO_5_IN                           HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_5_IN_OFFSET)
110
#define HAL_GPIO_5_OUT                          HAL_REG_8  (HAL_GPIO_BASE + HAL_GPIO_5_OUT_OFFSET)
111
 
112
//-----------------------------------------------------------------------------
113
#define HAL_LED_ADDRESS                         0x83f90000
114
#define HAL_GPIO_MODE_ALL_OUTPUT                0x5555
115
 
116
 
117
#ifdef __ASSEMBLER__
118
 
119
#  include <cyg/hal/platform.inc>
120
#  define DEBUG_DISPLAY(hexdig)   hal_diag_led hexdig
121
#  define DEBUG_DELAY()                                        \
122
     mov    0x20000, d0;                                       \
123
0:   sub    1, d0;                                             \
124
     bne    0b;                                                \
125
     nop
126
 
127
#else
128
 
129
extern cyg_uint8 cyg_hal_plf_led_val(CYG_WORD hexdig);
130
#  define DEBUG_DISPLAY(hexdig) HAL_WRITE_UINT8(HAL_LED_ADDRESS, cyg_hal_plf_led_val(hexdig))
131
#  define DEBUG_DELAY()                                        \
132
   {                                                           \
133
     volatile int i = 0x80000;                                 \
134
     while (--i) ;                                             \
135
   }
136
 
137
#endif
138
 
139
//-----------------------------------------------------------------------------
140
// end of plf_io.h
141
#endif // CYGONCE_PLF_IO_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.