OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [openrisc/] [orp/] [current/] [include/] [pkgconf/] [mlt_openrisc_orp_ram.ldi] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
// eCos memory layout
2
 
3
#include 
4
 
5
MEMORY
6
{
7
    ram : ORIGIN = 0x00000000, LENGTH = 0x00400000
8
    rom : ORIGIN = 0xF0000000, LENGTH = 0x10000000
9
}
10
 
11
SECTIONS
12
{
13
    SECTIONS_BEGIN
14
    SECTION_vectors (ram, 0x00000100, LMA_EQ_VMA)
15
    SECTION_text (ram, 0x00008000, LMA_EQ_VMA)
16
    SECTION_fini (ram, ALIGN (0x4), LMA_EQ_VMA)
17
    SECTION_rodata1 (ram, ALIGN (0x8), LMA_EQ_VMA)
18
    SECTION_rodata (ram, ALIGN (0x8), LMA_EQ_VMA)
19
    SECTION_fixup (ram, ALIGN (0x4), LMA_EQ_VMA)
20
    SECTION_gcc_except_table (ram, ALIGN (0x1), LMA_EQ_VMA)
21
    SECTION_data (ram, ALIGN (0x8), LMA_EQ_VMA)
22
    SECTION_bss (ram, ALIGN (0x10), LMA_EQ_VMA)
23
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
24
    SECTIONS_END
25
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.