OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [adder/] [v2_0/] [include/] [pkgconf/] [mlt_powerpc_adder_ram.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
version 0
2
region ram 0 800000 0 !
3
section reserved_vectors 3000 1 0 0 1 1 1 1 0 0 reserved_vsr_table reserved_vsr_table !
4
section reserved_vsr_table 200 10 0 0 0 1 0 1 reserved_virtual_table reserved_virtual_table !
5
section reserved_virtual_table 100 10 0 0 0 1 0 1 reserved_for_rom reserved_for_rom !
6
section reserved_for_rom 3cd00 10 0 0 0 1 0 1 vectors vectors !
7
section vectors 0 10 0 1 0 1 0 1 text text !
8
section text 0 4 0 1 0 1 0 1 fini fini !
9
section fini 0 4 0 1 0 1 0 1 rodata1 rodata1 !
10
section rodata1 0 8 0 1 0 1 0 1 rodata rodata !
11
section rodata 0 8 0 1 0 1 0 1 fixup fixup !
12
section fixup 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
13
section gcc_except_table 0 1 0 1 0 1 0 1 data data !
14
section data 0 8 0 1 0 1 0 1 sbss sbss !
15
section sbss 0 4 0 1 0 1 0 1 bss bss !
16
section bss 0 10 0 1 0 1 0 1 heap1 heap1 !
17
section heap1 0 8 0 0 0 0 0 0 !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.