OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [cme555/] [v2_0/] [include/] [pkgconf/] [mlt_powerpc_cme555_ram.ldi] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
 
2
#include 
3
 
4
MEMORY
5
{
6
  rom          : ORIGIN = 0x00000000, LENGTH = 0x0006ffff   /* internal flash */
7
  ram(WA)      : ORIGIN = 0x00400000, LENGTH = 0x0007ffff   /* external RAM   */
8
  iram(WA)     : ORIGIN = 0x003f9800, LENGTH = 0x00006800   /* internal RAM   */
9
  eflash(RXIW) : ORIGIN = 0x00800000, LENGTH = 0x0007ffff   /* external FLASH */
10
}
11
 
12
SECTIONS
13
{
14
    SECTIONS_BEGIN
15
    CYG_LABEL_DEFN(__reserved_vectors) = 0x00000000;
16
 
17
    . = 0x3f9800;
18
    CYG_LABEL_DEFN(__reserved_vsr_table) = ALIGN (0x10);
19
    . = CYG_LABEL_DEFN(__reserved_vsr_table) + 0x200;
20
    CYG_LABEL_DEFN(__reserved_virtual_table) = ALIGN (0x10);
21
    . = 0x00400000;
22
 
23
    SECTION_vectors          (ram, 0x00400000,  LMA_EQ_VMA)
24
    SECTION_text             (ram, ALIGN (0x4), LMA_EQ_VMA)
25
    SECTION_fini             (ram, ALIGN (0x4), LMA_EQ_VMA)
26
    SECTION_rodata1          (ram, ALIGN (0x8), LMA_EQ_VMA)
27
    SECTION_rodata           (ram, ALIGN (0x8), LMA_EQ_VMA)
28
    SECTION_fixup            (ram, ALIGN (0x4), LMA_EQ_VMA)
29
    SECTION_gcc_except_table (ram, ALIGN (0x1), LMA_EQ_VMA)
30
    SECTION_data             (ram, ALIGN (0x8), LMA_EQ_VMA)
31
    SECTION_sbss             (ram, ALIGN (0x4), LMA_EQ_VMA)
32
    SECTION_bss              (ram, ALIGN (0x10), LMA_EQ_VMA)
33
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
34
    SECTIONS_END
35
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.