OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [cogent/] [v2_0/] [cdl/] [hal_powerpc_cogent.cdl] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_powerpc_cogent.cdl
4
#
5
#      PowerPC/Cogent board HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      jskov
44
# Original data:  bartv
45
# Contributors:
46
# Date:           1999-11-02
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
 
52
cdl_package CYGPKG_HAL_POWERPC_COGENT {
53
    display       "Cogent PowerPC evaluation board"
54
    parent        CYGPKG_HAL_POWERPC
55
    requires      CYGPKG_HAL_POWERPC_MPC8xx
56
    define_header hal_powerpc_cogent.h
57
    include_dir   cyg/hal
58
    description   "
59
        The cogent HAL package provides the support needed to run
60
        eCos on a Cogent board equipped with a PowerPC processor."
61
 
62
    compile       hal_diag.c plf_misc.c cogent.S plf_stub.c
63
 
64
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
65
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
66
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
67
 
68
    define_proc {
69
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H   "
70
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
71
    }
72
 
73
    cdl_component CYG_HAL_STARTUP {
74
        display       "Startup type"
75
        flavor        data
76
        legal_values  {"RAM" "ROM"}
77
        default_value {"RAM"}
78
        no_define
79
        define -file system.h CYG_HAL_STARTUP
80
        description   "
81
           When targetting the cogent board it is possible to build
82
           the system for either RAM bootstrap or ROM bootstrap. RAM
83
           bootstrap generally requires that the board
84
           is equipped with ROMs containing a suitable ROM monitor or
85
           equivalent software that allows GDB to download the eCos
86
           application on to the board. The ROM bootstrap typically
87
           requires that the eCos application be blown into EPROMs or
88
           equivalent technology."
89
    }
90
 
91
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
92
        display      "Number of communication channels on the board"
93
        flavor       data
94
        calculated   3
95
        description      "
96
            Channel 0: Serial A, Channel 1: Serial B, Channel 2: LCD"
97
    }
98
 
99
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
100
        display          "Debug serial port"
101
        flavor data
102
        legal_values     0 to 1
103
        default_value    1
104
        description      "
105
           The Cogent board has two serial ports. This option
106
           chooses which port will be used to connect to a host
107
           running GDB."
108
    }
109
 
110
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
111
        display          "Diagnostic serial port"
112
        flavor data
113
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
114
        default_value    1
115
        description      "
116
           The Cogent board has two serial ports and an LCD.  This option
117
           chooses which port will be used for diagnostic output."
118
    }
119
 
120
    cdl_option CYGHWR_HAL_POWERPC_BOARD_SPEED {
121
        display          "Development board clock speed (MHz)"
122
        flavor           data
123
        default_value    33.330
124
        description      "
125
           MPC8xx development boards have various system clock speeds
126
           depending on the processor fitted.  Select the clock speed
127
           appropriate for your board so that the system can set the serial
128
           baud rate correctly, amongst other things."
129
    }
130
 
131
    # Real-time clock/counter specifics
132
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
133
        display       "Real-time clock constants."
134
        description   "
135
            Period is busclock/16/100."
136
        flavor        none
137
 
138
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
139
            display       "Real-time clock numerator"
140
            flavor        data
141
            calculated    1000000000
142
        }
143
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
144
            display       "Real-time clock denominator"
145
            flavor        data
146
            calculated    100
147
        }
148
        cdl_option CYGNUM_HAL_RTC_PERIOD {
149
            display       "Real-time clock period"
150
            flavor        data
151
            calculated    { (((CYGHWR_HAL_POWERPC_BOARD_SPEED*1000000)/16)/100) }
152
        }
153
    }
154
 
155
    cdl_component CYGBLD_GLOBAL_OPTIONS {
156
        display "Global build options"
157
        flavor  none
158
        parent  CYGPKG_NONE
159
        description   "
160
            Global build options including control over
161
            compiler flags, linker flags and choice of toolchain."
162
 
163
 
164
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
165
            display "Global command prefix"
166
            flavor  data
167
            no_define
168
            default_value { "powerpc-eabi" }
169
            description "
170
                This option specifies the command prefix used when
171
                invoking the build tools."
172
        }
173
 
174
        cdl_option CYGBLD_GLOBAL_CFLAGS {
175
            display "Global compiler flags"
176
            flavor  data
177
            no_define
178
            default_value { "-msoft-float -mcpu=860 -Wall -Wpointer-arith -Wstrict-prototypes -Winline -Wundef -Woverloaded-virtual -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions -fvtable-gc -finit-priority" }
179
            description   "
180
                This option controls the global compiler flags which
181
                are used to compile all packages by
182
                default. Individual packages may define
183
                options which override these global flags."
184
        }
185
 
186
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
187
            display "Global linker flags"
188
            flavor  data
189
            no_define
190
            default_value { "-msoft-float -mcpu=860 -g -nostdlib -Wl,--gc-sections -Wl,-static" }
191
            description   "
192
                This option controls the global linker flags. Individual
193
                packages may define options which override these global flags."
194
        }
195
 
196
        cdl_option CYGBLD_BUILD_GDB_STUBS {
197
            display "Build GDB stub ROM image"
198
            default_value 0
199
            requires { CYG_HAL_STARTUP == "ROM" }
200
            requires CYGSEM_HAL_ROM_MONITOR
201
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
202
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
203
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
204
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
205
            requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
206
            requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
207
            no_define
208
            description "
209
                This option enables the building of the GDB stubs for the
210
                board. The common HAL controls takes care of most of the
211
                build process, but the final conversion from ELF image to
212
                binary data is handled by the platform CDL, allowing
213
                relocation of the data if necessary."
214
 
215
            make -priority 320 {
216
                /bin/gdb_module.bin : /bin/gdb_module.img
217
                $(OBJCOPY) -O binary $< $@
218
            }
219
        }
220
    }
221
 
222
    cdl_component CYGHWR_MEMORY_LAYOUT {
223
        display "Memory layout"
224
        flavor data
225
        no_define
226
        calculated { CYG_HAL_STARTUP == "RAM" ? "powerpc_cogent_ram" : \
227
                                                "powerpc_cogent_rom" }
228
 
229
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
230
            display "Memory layout linker script fragment"
231
            flavor data
232
            no_define
233
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
234
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
235
                                                    "" }
236
        }
237
 
238
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
239
            display "Memory layout header file"
240
            flavor data
241
            no_define
242
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
243
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
244
                                                    "" }
245
        }
246
    }
247
 
248
    cdl_option CYGSEM_HAL_ROM_MONITOR {
249
        display       "Behave as a ROM monitor"
250
        flavor        bool
251
        default_value 0
252
        parent        CYGPKG_HAL_ROM_MONITOR
253
        requires      { CYG_HAL_STARTUP == "ROM" }
254
        description   "
255
            Enable this option if this program is to be used as a ROM monitor,
256
            i.e. applications will be loaded into RAM on the board, and this
257
            ROM monitor may process exceptions or interrupts generated from the
258
            application. This enables features such as utilizing a separate
259
            interrupt stack when exceptions are generated."
260
    }
261
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.