OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [csb281/] [v2_0/] [include/] [plf_intr.h] - Blame information for rev 249

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_PLF_INTR_H
2
#define CYGONCE_HAL_PLF_INTR_H
3
 
4
//==========================================================================
5
//
6
//      plf_intr.h
7
//
8
//      CSB281 platform specific interrupt definitions
9
//
10
//==========================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
// Copyright (C) 2002 Gary Thomas
16
//
17
// eCos is free software; you can redistribute it and/or modify it under
18
// the terms of the GNU General Public License as published by the Free
19
// Software Foundation; either version 2 or (at your option) any later version.
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
22
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
24
// for more details.
25
//
26
// You should have received a copy of the GNU General Public License along
27
// with eCos; if not, write to the Free Software Foundation, Inc.,
28
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
29
//
30
// As a special exception, if other files instantiate templates or use macros
31
// or inline functions from this file, or you compile this file and link it
32
// with other works to produce a work based on this file, this file does not
33
// by itself cause the resulting work to be covered by the GNU General Public
34
// License. However the source code for this file must still be made available
35
// in accordance with section (3) of the GNU General Public License.
36
//
37
// This exception does not invalidate any other reasons why a work based on
38
// this file might be covered by the GNU General Public License.
39
//
40
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
41
// at http://sources.redhat.com/ecos/ecos-license/
42
// -------------------------------------------
43
//####ECOSGPLCOPYRIGHTEND####
44
//==========================================================================
45
//#####DESCRIPTIONBEGIN####
46
//
47
// Author(s):    jskov
48
// Contributors: jskov, gthomas
49
// Date:         2000-06-13
50
// Purpose:      Define platform specific interrupt support
51
//              
52
// Usage:
53
//              #include <cyg/hal/plf_intr.h>
54
//              ...
55
//              
56
//
57
//####DESCRIPTIONEND####
58
//
59
//==========================================================================
60
 
61
#include <pkgconf/hal.h>
62
 
63
#include <cyg/infra/cyg_type.h>
64
 
65
//----------------------------------------------------------------------------
66
// Platform specific interrupt mapping - interrupt vectors
67
#define CYGNUM_HAL_INTERRUPT_IRQ0   0x02
68
#define CYGNUM_HAL_INTERRUPT_IRQ1   0x03
69
#define CYGNUM_HAL_INTERRUPT_IRQ2   0x04
70
#define CYGNUM_HAL_INTERRUPT_IRQ3   0x05
71
#define CYGNUM_HAL_INTERRUPT_IRQ4   0x06
72
#define CYGNUM_HAL_INTERRUPT_UART0  0x07
73
#define CYGNUM_HAL_INTERRUPT_UART1  0x08
74
#define CYGNUM_HAL_INTERRUPT_TIMER0 0x09
75
#define CYGNUM_HAL_INTERRUPT_TIMER1 0x0A
76
#define CYGNUM_HAL_INTERRUPT_TIMER2 0x0B
77
#define CYGNUM_HAL_INTERRUPT_TIMER3 0x0C
78
#define CYGNUM_HAL_INTERRUPT_I2C    0x0D
79
#define CYGNUM_HAL_INTERRUPT_DMA0   0x0E
80
#define CYGNUM_HAL_INTERRUPT_DMA1   0x0F
81
#define CYGNUM_HAL_INTERRUPT_MSG    0x10
82
#define CYGNUM_HAL_ISR_MAX          0x10
83
 
84
#define CYGNUM_HAL_INTERRUPT_PCI0   CYGNUM_HAL_INTERRUPT_IRQ0  // PCI slot 0 (disabled)
85
#define CYGNUM_HAL_INTERRUPT_PCI1   CYGNUM_HAL_INTERRUPT_IRQ1  // PCI slot 1
86
#define CYGNUM_HAL_INTERRUPT_LAN    CYGNUM_HAL_INTERRUPT_IRQ2  // Onboard GD82559
87
#define CYGNUM_HAL_INTERRUPT_MOUSE  CYGNUM_HAL_INTERRUPT_IRQ3  // PS/2 mouse
88
#define CYGNUM_HAL_INTERRUPT_KBD    CYGNUM_HAL_INTERRUPT_IRQ4  // PS/2 keyboard
89
 
90
// Platform specific interrupt handling - using EPIC
91
#define CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED
92
 
93
externC void hal_interrupt_mask(int);
94
externC void hal_interrupt_unmask(int);
95
externC void hal_interrupt_acknowledge(int);
96
externC void hal_interrupt_configure(int, int, int);
97
externC void hal_interrupt_set_level(int, int);
98
 
99
#define HAL_INTERRUPT_MASK( _vector_ )                     \
100
    hal_interrupt_mask( _vector_ )
101
#define HAL_INTERRUPT_UNMASK( _vector_ )                   \
102
    hal_interrupt_unmask( _vector_ )
103
#define HAL_INTERRUPT_ACKNOWLEDGE( _vector_ )              \
104
    hal_interrupt_acknowledge( _vector_ )
105
#define HAL_INTERRUPT_CONFIGURE( _vector_, _level_, _up_ ) \
106
    hal_interrupt_configure( _vector_, _level_, _up_ )
107
#define HAL_INTERRUPT_SET_LEVEL( _vector_, _level_ )       \
108
    hal_interrupt_set_level( _vector_, _level_ )
109
 
110
 
111
//--------------------------------------------------------------------------
112
// Control-C support.
113
 
114
// Defined by the quicc driver
115
// #include <cyg/hal/quicc/quicc_smc1.h>
116
 
117
 
118
//----------------------------------------------------------------------------
119
// Reset.
120
 
121
// The CSB281 does not have a watchdog (not one we can easily use for this
122
// purpose anyway).
123
#define HAL_PLATFORM_RESET() CYG_EMPTY_STATEMENT
124
 
125
#define HAL_PLATFORM_RESET_ENTRY 0xfff00100
126
 
127
//--------------------------------------------------------------------------
128
#endif // ifndef CYGONCE_HAL_PLF_INTR_H
129
// End of plf_intr.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.