OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [sim/] [v2_0/] [src/] [sim.S] - Blame information for rev 584

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#==============================================================================
2
##
3
##      sim.S
4
##
5
##      Simulator hardware setup
6
##
7
##=============================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
##=============================================================================
41
#######DESCRIPTIONBEGIN####
42
##
43
## Author(s):   nickg
44
## Contributors:        nickg
45
## Date:        1997-11-11
46
## Purpose:     Simulator hardware setup
47
## Description: This file contains any code needed to initialize the
48
##              hardware on the PowerPC simulator.
49
##
50
######DESCRIPTIONEND####
51
##
52
##=============================================================================
53
 
54
#include 
55
 
56
#include 
57
 
58
#------------------------------------------------------------------------------
59
 
60
        .globl  hal_hardware_init
61
hal_hardware_init:
62
 
63
#if 0
64
        # Set up the BAT registers to cover same address spaces
65
 
66
        # ibat0
67
        # base addr 0xfff00000
68
        # length 1M
69
        # WIMG = 0000
70
        # covers ROM
71
        lwi     r4,0xfff0001f
72
        mtibatu 0,r4
73
        lwi     r4,0xfff00002
74
        mtibatl 0,r4
75
 
76
        # ibat1
77
        # base addr 0x00000000
78
        # length 256M
79
        # WIMG = 0000
80
        # covers DRAM and slots
81
        lwi     r4,0x00001fff
82
        mtibatu 1,r4
83
        lwi     r4,0x00000002
84
        mtibatl 1,r4
85
 
86
        # dbat0
87
        # base addr 0xfff00000
88
        # length 256M
89
        # WIMG = 0101
90
        # covers ROM for data access
91
        lwi     r4,0xfff01fff
92
        mtdbatu 0,r4
93
        lwi     r4,0xfff0002a
94
        mtdbatl 0,r4
95
 
96
        # dbat1
97
        # base addr 0x00000000
98
        # length 256M
99
        # WIMG = 0000
100
        # covers DRAM and slots
101
        lwi     r4,0x00001fff
102
        mtdbatu 1,r4
103
        lwi     r4,0x00000002
104
        mtdbatl 1,r4
105
 
106
        # Enable translation in the MSR
107
        mfmsr   r3
108
        lwi     r4,0x00000030
109
        or      r3,r3,r4
110
        mtmsr   r3
111
#endif
112
        blr
113
 
114
#------------------------------------------------------------------------------
115
# end of sim.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.