OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [ts1000/] [v2_0/] [misc/] [redboot_RAM.ecm] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
cdl_savefile_version 1;
2
cdl_savefile_command cdl_savefile_version {};
3
cdl_savefile_command cdl_savefile_command {};
4
cdl_savefile_command cdl_configuration { description hardware template package };
5
cdl_savefile_command cdl_package { value_source user_value wizard_value inferred_value };
6
cdl_savefile_command cdl_component { value_source user_value wizard_value inferred_value };
7
cdl_savefile_command cdl_option { value_source user_value wizard_value inferred_value };
8
cdl_savefile_command cdl_interface { value_source user_value wizard_value inferred_value };
9
 
10
cdl_configuration eCos {
11
    description "" ;
12
    hardware    ts1000 ;
13
    template    redboot ;
14
    package -hardware CYGPKG_HAL_POWERPC v2_0 ;
15
    package -hardware CYGPKG_HAL_POWERPC_MPC8xx v2_0 ;
16
    package -hardware CYGPKG_HAL_POWERPC_TS1000 v2_0 ;
17
    package -hardware CYGPKG_HAL_QUICC v2_0 ;
18
    package -hardware CYGPKG_DEVS_FLASH_POWERPC_TS1000 v2_0 ;
19
    package -hardware CYGPKG_DEVS_FLASH_AMD_AM29XXXXX v2_0 ;
20
    package -hardware CYGPKG_DEVS_ETH_POWERPC_FEC v2_0 ;
21
    package -hardware CYGPKG_DEVS_ETH_POWERPC_TS1000 v2_0 ;
22
    package -hardware CYGPKG_IO_SERIAL_POWERPC_QUICC_SMC v2_0 ;
23
    package -template CYGPKG_HAL v2_0 ;
24
    package -template CYGPKG_INFRA v2_0 ;
25
    package -template CYGPKG_REDBOOT v2_0 ;
26
    package -template CYGPKG_ISOINFRA v2_0 ;
27
    package -template CYGPKG_LIBC_STRING v2_0 ;
28
    package -template CYGPKG_NS_DNS v2_0 ;
29
    package -template CYGPKG_CRC v2_0 ;
30
    package CYGPKG_IO_FLASH v2_0 ;
31
    package CYGPKG_IO_ETH_DRIVERS v2_0 ;
32
};
33
 
34
cdl_option CYGFUN_LIBC_STRING_BSD_FUNCS {
35
    inferred_value 0
36
};
37
 
38
cdl_option CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE {
39
    user_value 4096
40
};
41
 
42
cdl_option CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT {
43
    user_value 0
44
};
45
 
46
cdl_option CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM {
47
    inferred_value 0
48
};
49
 
50
cdl_option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS {
51
    inferred_value 1
52
};
53
 
54
cdl_component CYGBLD_BUILD_REDBOOT {
55
    user_value 1
56
};
57
 
58
cdl_option CYGBLD_REDBOOT_MIN_IMAGE_SIZE {
59
    user_value 0x00030000
60
};
61
 
62
cdl_option CYGBLD_ISO_STRTOK_R_HEADER {
63
    inferred_value 1 
64
};
65
 
66
cdl_option CYGBLD_ISO_STRING_LOCALE_FUNCS_HEADER {
67
    inferred_value 1 
68
};
69
 
70
cdl_option CYGBLD_ISO_STRING_BSD_FUNCS_HEADER {
71
    inferred_value 1 
72
};
73
 
74
cdl_option CYGBLD_ISO_STRING_MEMFUNCS_HEADER {
75
    inferred_value 1 
76
};
77
 
78
cdl_option CYGBLD_ISO_STRING_STRFUNCS_HEADER {
79
    inferred_value 1 
80
};
81
 
82
cdl_option CYGBLD_ISO_DNS_HEADER {
83
    inferred_value 1 
84
};
85
 
86
cdl_option CYGPKG_NS_DNS_BUILD {
87
    inferred_value 0
88
};
89
 
90
cdl_option CYGHWR_DEVS_FLASH_AMD_AM29DL640D {
91
    inferred_value 1
92
};
93
 
94
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.