OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [ts6/] [v2_0/] [include/] [plf_intr.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_PLF_INTR_H
2
#define CYGONCE_HAL_PLF_INTR_H
3
 
4
//==========================================================================
5
//
6
//      plf_intr.h
7
//
8
//      MPC8260 platform specific interrupt definitions
9
//
10
//==========================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
// Copyright (C) 2002 Gary Thomas
16
//
17
// eCos is free software; you can redistribute it and/or modify it under
18
// the terms of the GNU General Public License as published by the Free
19
// Software Foundation; either version 2 or (at your option) any later version.
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
22
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
24
// for more details.
25
//
26
// You should have received a copy of the GNU General Public License along
27
// with eCos; if not, write to the Free Software Foundation, Inc.,
28
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
29
//
30
// As a special exception, if other files instantiate templates or use macros
31
// or inline functions from this file, or you compile this file and link it
32
// with other works to produce a work based on this file, this file does not
33
// by itself cause the resulting work to be covered by the GNU General Public
34
// License. However the source code for this file must still be made available
35
// in accordance with section (3) of the GNU General Public License.
36
//
37
// This exception does not invalidate any other reasons why a work based on
38
// this file might be covered by the GNU General Public License.
39
//
40
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
41
// at http://sources.redhat.com/ecos/ecos-license/
42
// -------------------------------------------
43
//####ECOSGPLCOPYRIGHTEND####
44
//==========================================================================
45
//#####DESCRIPTIONBEGIN####
46
//
47
// Author(s):    pfine
48
// Contributors: jskov
49
// Date:         2002-02-27
50
// Purpose:      Define platform specific interrupt support
51
//              
52
// Usage:
53
//              #include <cyg/hal/plf_intr.h>
54
//              ...
55
//              
56
//
57
//####DESCRIPTIONEND####
58
//
59
//==========================================================================
60
 
61
#include <pkgconf/hal.h>
62
 
63
#include <cyg/infra/cyg_type.h>
64
 
65
 
66
//----------------------------------------------------------------------------
67
// Reset.
68
/* This reset sequence will generate a checkstop reset
69
 * It should probably live in mpc8260 variant directory, or be copied
70
 * to the VADS directory.
71
 */
72
#define HAL_PLATFORM_RESET()       \
73
    CYG_MACRO_START                         \
74
        cyg_uint32 tmp0, tmp1; \
75
        cyg_uint32 *tmp2 = (cyg_uint32 *) 0x04710c94; \
76
        *tmp2 = 0x1;                   /* set RMR[CSRE] bit */ \
77
        asm volatile("lis %0, 0xB001;" /* tmp0 = 0xB0010000 */\
78
                     "mtspr %2, %0;"   /* HID0 = 0xB0010000, set HID0[EMCP] */\
79
                     "isync;"          /* paranoia */\
80
                     "li %1, 0x0;"     /* tmp0 = 0x0        */\
81
                     "mfmsr %0;"       /* tmp0 = MSR */\
82
                     "rlwimi %0,%1,0,19,19;"   /* */\
83
                     "rlwimi %0,%1,0,26,27;"   /* */\
84
                     "mtmsr %0;"       /* clear MSR[EE][IR][DR] */\
85
                     "isync;"          /* probably required here */\
86
                     "lis %1, 0xF000;" /* tmp1 = 0xF0000000 */\
87
                     "eieio;"          /* paranoia */\
88
                     "lwz %0,0(%1);"   /* Attempt to access illegal memory. */\
89
                     : "=r" (tmp0), "=r" (tmp1)\
90
                     : "I" (CYGARC_REG_HID0));\
91
    CYG_MACRO_END
92
 
93
// FIXME - What about the LOWROM configuarion ?
94
#ifdef DCSPRI_HAL_TS6_ROM_MLT_RAM
95
#define HAL_PLATFORM_RESET_ENTRY 0x00000100
96
#else
97
#define HAL_PLATFORM_RESET_ENTRY 0xFFF00100
98
#endif
99
 
100
//--------------------------------------------------------------------------
101
#endif // ifndef CYGONCE_HAL_PLF_INTR_H
102
// End of plf_intr.h
103
 
104
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.