OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [vads/] [v2_0/] [misc/] [redboot_ROMRAM.ecm] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
cdl_savefile_version 1;
2
cdl_savefile_command cdl_savefile_version {};
3
cdl_savefile_command cdl_savefile_command {};
4
cdl_savefile_command cdl_configuration { description hardware template package };
5
cdl_savefile_command cdl_package { value_source user_value wizard_value inferred_value };
6
cdl_savefile_command cdl_component { value_source user_value wizard_value inferred_value };
7
cdl_savefile_command cdl_option { value_source user_value wizard_value inferred_value };
8
cdl_savefile_command cdl_interface { value_source user_value wizard_value inferred_value };
9
 
10
cdl_configuration eCos {
11
    description "" ;
12
    hardware    vads ;
13
    template    redboot ;
14
    package -hardware CYGPKG_HAL_POWERPC v2_0 ;
15
    package -hardware CYGPKG_HAL_POWERPC_MPC8260 v2_0 ;
16
    package -hardware CYGPKG_HAL_POWERPC_VADS v2_0 ;
17
    package -template CYGPKG_HAL v2_0 ;
18
    package -template CYGPKG_INFRA v2_0 ;
19
    package -template CYGPKG_REDBOOT v2_0 ;
20
    package -template CYGPKG_ISOINFRA v2_0 ;
21
    package -template CYGPKG_LIBC_STRING v2_0 ;
22
    package CYGPKG_IO_FLASH v2_0 ;
23
    package CYGPKG_DEVS_FLASH_VADS v2_0 ;
24
    package CYGPKG_DEVS_FLASH_INTEL_28FXXX v2_0 ;
25
};
26
 
27
cdl_option CYGFUN_LIBC_STRING_BSD_FUNCS {
28
    inferred_value 0
29
};
30
 
31
cdl_option CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE {
32
    user_value 4096
33
};
34
 
35
cdl_option CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT {
36
    user_value 0
37
};
38
 
39
cdl_option CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM {
40
    inferred_value 0
41
};
42
 
43
cdl_option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS {
44
    inferred_value 1
45
};
46
 
47
cdl_option CYGSEM_HAL_ROM_MONITOR {
48
    inferred_value 1
49
};
50
 
51
cdl_component CYG_HAL_STARTUP {
52
    user_value ROM
53
};
54
 
55
cdl_option DCSPRI_HAL_VADS_ROM_MLT {
56
    user_value RAM
57
};
58
 
59
cdl_component CYGBLD_BUILD_REDBOOT {
60
    user_value 1
61
};
62
 
63
cdl_option CYGBLD_ISO_STRTOK_R_HEADER {
64
    inferred_value 1 
65
};
66
 
67
cdl_option CYGBLD_ISO_STRING_LOCALE_FUNCS_HEADER {
68
    inferred_value 1 
69
};
70
 
71
cdl_option CYGBLD_ISO_STRING_BSD_FUNCS_HEADER {
72
    inferred_value 1 
73
};
74
 
75
cdl_option CYGBLD_ISO_STRING_MEMFUNCS_HEADER {
76
    inferred_value 1 
77
};
78
 
79
cdl_option CYGBLD_ISO_STRING_STRFUNCS_HEADER {
80
    inferred_value 1 
81
};
82
 
83
cdl_option CYGHWR_DEVS_FLASH_SHARP_LH28F016SCT_Z4 {
84
    inferred_value 1
85
};
86
 
87
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.