OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sh/] [se7751/] [v2_0/] [include/] [pkgconf/] [mlt_sh_sh7751_se7751_rom.ldi] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
// eCos memory layout - Mon Jul 16 12:45:16 2001
2
 
3
// This is a generated file - do not edit
4
 
5
#include 
6
 
7
MEMORY
8
{
9
    rom : ORIGIN = 0x80000000, LENGTH = 0x400000
10
    sram1 : ORIGIN = 0x82000000, LENGTH = 0x100000
11
    sram2 : ORIGIN = 0x89000000, LENGTH = 0x100000
12
    ram : ORIGIN = 0x8c000000, LENGTH = 0x4000000
13
}
14
 
15
SECTIONS
16
{
17
    SECTIONS_BEGIN
18
    SECTION_vectors (rom, 0x80000000, LMA_EQ_VMA)
19
    SECTION_text (rom, ALIGN (0x4), LMA_EQ_VMA)
20
    SECTION_fini (rom, ALIGN (0x4), LMA_EQ_VMA)
21
    SECTION_rodata1 (rom, ALIGN (0x8), LMA_EQ_VMA)
22
    SECTION_rodata (rom, ALIGN (0x8), LMA_EQ_VMA)
23
    SECTION_fixup (rom, ALIGN (0x4), LMA_EQ_VMA)
24
    SECTION_gcc_except_table (rom, ALIGN (0x1), LMA_EQ_VMA)
25
    CYG_LABEL_DEFN(__reserved) = 0x8c000000; . = CYG_LABEL_DEFN(__reserved) + 0x200;
26
    SECTION_data (ram, ALIGN (0x1), FOLLOWING (.gcc_except_table))
27
    SECTION_bss (ram, ALIGN (0x10), LMA_EQ_VMA)
28
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
29
    CYG_LABEL_DEFN(__pci_window) = 0x8ff00000; . = CYG_LABEL_DEFN(__pci_window) + 0x100000;
30
    SECTIONS_END
31
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.