1 |
27 |
unneback |
# ====================================================================
|
2 |
|
|
#
|
3 |
|
|
# hal_sh_sh77x9_se77x9.cdl
|
4 |
|
|
#
|
5 |
|
|
# Hitachi SE77X9 board HAL package configuration data
|
6 |
|
|
#
|
7 |
|
|
# ====================================================================
|
8 |
|
|
#####ECOSGPLCOPYRIGHTBEGIN####
|
9 |
|
|
## -------------------------------------------
|
10 |
|
|
## This file is part of eCos, the Embedded Configurable Operating System.
|
11 |
|
|
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
|
12 |
|
|
##
|
13 |
|
|
## eCos is free software; you can redistribute it and/or modify it under
|
14 |
|
|
## the terms of the GNU General Public License as published by the Free
|
15 |
|
|
## Software Foundation; either version 2 or (at your option) any later version.
|
16 |
|
|
##
|
17 |
|
|
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
|
18 |
|
|
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
19 |
|
|
## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
20 |
|
|
## for more details.
|
21 |
|
|
##
|
22 |
|
|
## You should have received a copy of the GNU General Public License along
|
23 |
|
|
## with eCos; if not, write to the Free Software Foundation, Inc.,
|
24 |
|
|
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
|
25 |
|
|
##
|
26 |
|
|
## As a special exception, if other files instantiate templates or use macros
|
27 |
|
|
## or inline functions from this file, or you compile this file and link it
|
28 |
|
|
## with other works to produce a work based on this file, this file does not
|
29 |
|
|
## by itself cause the resulting work to be covered by the GNU General Public
|
30 |
|
|
## License. However the source code for this file must still be made available
|
31 |
|
|
## in accordance with section (3) of the GNU General Public License.
|
32 |
|
|
##
|
33 |
|
|
## This exception does not invalidate any other reasons why a work based on
|
34 |
|
|
## this file might be covered by the GNU General Public License.
|
35 |
|
|
##
|
36 |
|
|
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
|
37 |
|
|
## at http://sources.redhat.com/ecos/ecos-license/
|
38 |
|
|
## -------------------------------------------
|
39 |
|
|
#####ECOSGPLCOPYRIGHTEND####
|
40 |
|
|
# ====================================================================
|
41 |
|
|
######DESCRIPTIONBEGIN####
|
42 |
|
|
#
|
43 |
|
|
# Author(s): jskov
|
44 |
|
|
# Original data: jskov
|
45 |
|
|
# Contributors:
|
46 |
|
|
# Date: 2001-05-25
|
47 |
|
|
#
|
48 |
|
|
#####DESCRIPTIONEND####
|
49 |
|
|
#
|
50 |
|
|
# ====================================================================
|
51 |
|
|
|
52 |
|
|
cdl_package CYGPKG_HAL_SH_SH77X9_SE77X9 {
|
53 |
|
|
display "Hitachi/SH77X9 SE77X9 board"
|
54 |
|
|
parent CYGPKG_HAL_SH
|
55 |
|
|
requires ! CYGHWR_HAL_SH_BIGENDIAN
|
56 |
|
|
requires CYGHWR_HAL_SH_IRQ_USE_IRQLVL
|
57 |
|
|
define_header hal_sh_sh77x9_se77x9.h
|
58 |
|
|
include_dir cyg/hal
|
59 |
|
|
description "
|
60 |
|
|
The SE77X9 HAL package provides the support needed to run
|
61 |
|
|
eCos on a Hitachi/SH SE77X9 board."
|
62 |
|
|
|
63 |
|
|
compile hal_diag.c plf_misc.c ser16c550c.c
|
64 |
|
|
|
65 |
|
|
implements CYGINT_HAL_DEBUG_GDB_STUBS
|
66 |
|
|
implements CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
|
67 |
|
|
implements CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
|
68 |
|
|
implements CYGINT_HAL_VIRTUAL_VECTOR_COMM_BAUD_SUPPORT
|
69 |
|
|
|
70 |
|
|
define_proc {
|
71 |
|
|
puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H "
|
72 |
|
|
puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
|
73 |
|
|
|
74 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SH3_SCIF_PORTS 1"
|
75 |
|
|
puts $::cdl_header "#define CYGHWR_HAL_VSR_TABLE 0x8c000000"
|
76 |
|
|
puts $::cdl_header "#define CYGHWR_HAL_VECTOR_TABLE 0x8c000100"
|
77 |
|
|
|
78 |
|
|
puts $::cdl_header "#define HAL_PLATFORM_BOARD \"SE77X9\""
|
79 |
|
|
puts $::cdl_header "#define HAL_PLATFORM_EXTRA \"\""
|
80 |
|
|
}
|
81 |
|
|
|
82 |
|
|
cdl_option CYGPRI_HAL_SH_SH77X9_VARIANT {
|
83 |
|
|
display "Board variant"
|
84 |
|
|
flavor data
|
85 |
|
|
legal_values {"SE7709RP01" "SE7709SE01" "SE7729SE01"}
|
86 |
|
|
default_value {"SE7709SE01"}
|
87 |
|
|
no_define
|
88 |
|
|
description "
|
89 |
|
|
Select the particular board variant used."
|
90 |
|
|
}
|
91 |
|
|
|
92 |
|
|
cdl_option CYGPRI_HAL_SH_SH77X9_SUPERIO {
|
93 |
|
|
display "Board variant has SuperIO controller"
|
94 |
|
|
default_value 0
|
95 |
|
|
compile smsc37c93x.c
|
96 |
|
|
description "
|
97 |
|
|
Set if the board has a SuperIO controller."
|
98 |
|
|
}
|
99 |
|
|
|
100 |
|
|
|
101 |
|
|
cdl_option CYGPRI_HAL_SH_SH77X9_VARIANT_7709R {
|
102 |
|
|
display "SE7709RP01 board"
|
103 |
|
|
active_if { CYGPRI_HAL_SH_SH77X9_VARIANT == "SE7709RP01" }
|
104 |
|
|
calculated 1
|
105 |
|
|
|
106 |
|
|
requires CYGPKG_HAL_SH_7709R
|
107 |
|
|
requires !CYGPKG_HAL_SH_7709S
|
108 |
|
|
requires !CYGPKG_HAL_SH_7729
|
109 |
|
|
requires !CYGPRI_HAL_SH_SH77X9_SUPERIO
|
110 |
|
|
requires { CYGNUM_HAL_SH_OOC_XTAL_DEFAULT == 20000000 }
|
111 |
|
|
define_proc {
|
112 |
|
|
puts $::cdl_header "#define HAL_PLATFORM_CPU \"SH 7709R\""
|
113 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_16550_CLOCK 14745000"
|
114 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_16550_BASE 0xb0800000"
|
115 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_LEDS_BASE 0xb1800000"
|
116 |
|
|
}
|
117 |
|
|
|
118 |
|
|
description "Settings for the 7709R variant of the board."
|
119 |
|
|
}
|
120 |
|
|
|
121 |
|
|
cdl_option CYGPRI_HAL_SH_SH77X9_VARIANT_7709S {
|
122 |
|
|
display "SE7709SE01 board"
|
123 |
|
|
active_if { CYGPRI_HAL_SH_SH77X9_VARIANT == "SE7709SE01" }
|
124 |
|
|
calculated 1
|
125 |
|
|
requires CYGPRI_HAL_SH_SH77X9_SUPERIO
|
126 |
|
|
requires !CYGPKG_HAL_SH_7709R
|
127 |
|
|
requires CYGPKG_HAL_SH_7709S
|
128 |
|
|
requires !CYGPKG_HAL_SH_7729
|
129 |
|
|
define_proc {
|
130 |
|
|
puts $::cdl_header "#define HAL_PLATFORM_CPU \"SH 7709S\""
|
131 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_16550_CLOCK 1846200"
|
132 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_16550_BASE 0xb04007f0"
|
133 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_LEDS_BASE 0xb0c00000"
|
134 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_SDRAM_SETUP"
|
135 |
|
|
}
|
136 |
|
|
|
137 |
|
|
description "Settings for the 7709S variant of the board."
|
138 |
|
|
}
|
139 |
|
|
|
140 |
|
|
cdl_option CYGPRI_HAL_SH_SH77X9_VARIANT_7729 {
|
141 |
|
|
display "SE7729SE01 board"
|
142 |
|
|
active_if { CYGPRI_HAL_SH_SH77X9_VARIANT == "SE7729SE01" }
|
143 |
|
|
calculated 1
|
144 |
|
|
requires CYGPRI_HAL_SH_SH77X9_SUPERIO
|
145 |
|
|
requires !CYGPKG_HAL_SH_7709R
|
146 |
|
|
requires !CYGPKG_HAL_SH_7709S
|
147 |
|
|
requires CYGPKG_HAL_SH_7729
|
148 |
|
|
define_proc {
|
149 |
|
|
puts $::cdl_header "#define HAL_PLATFORM_CPU \"SH 7729\""
|
150 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_16550_CLOCK 1846200"
|
151 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_16550_BASE 0xb04007f0"
|
152 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_LEDS_BASE 0xb0c00000"
|
153 |
|
|
puts $::cdl_header "#define CYGNUM_HAL_SH_SE77X9_SDRAM_SETUP"
|
154 |
|
|
}
|
155 |
|
|
|
156 |
|
|
description "Settings for the 7729 variant of the board."
|
157 |
|
|
}
|
158 |
|
|
|
159 |
|
|
|
160 |
|
|
cdl_component CYG_HAL_STARTUP {
|
161 |
|
|
display "Startup type"
|
162 |
|
|
flavor data
|
163 |
|
|
legal_values {"RAM" "ROM" "ROMRAM" }
|
164 |
|
|
default_value {"RAM"}
|
165 |
|
|
no_define
|
166 |
|
|
define -file system.h CYG_HAL_STARTUP
|
167 |
|
|
description "
|
168 |
|
|
When targetting the SE77X9 board it is possible to build
|
169 |
|
|
the system for either RAM bootstrap or ROM bootstrap.
|
170 |
|
|
RAM bootstrap generally requires that the board
|
171 |
|
|
is equipped with ROMs containing a suitable ROM monitor or
|
172 |
|
|
equivalent software that allows GDB to download the eCos
|
173 |
|
|
application on to the board. The ROM bootstrap typically
|
174 |
|
|
requires that the eCos application be blown into EPROMs or
|
175 |
|
|
equivalent technology. ROMRAM bootstrap is similar to ROM
|
176 |
|
|
bootstrap, but everything is copied to RAM before execution
|
177 |
|
|
starts thus improving performance, but at the cost of an
|
178 |
|
|
increased RAM footprint."
|
179 |
|
|
}
|
180 |
|
|
|
181 |
|
|
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
|
182 |
|
|
display "Number of communication channels on the board"
|
183 |
|
|
flavor data
|
184 |
|
|
calculated 2
|
185 |
|
|
}
|
186 |
|
|
|
187 |
|
|
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
|
188 |
|
|
display "Debug serial port"
|
189 |
|
|
flavor data
|
190 |
|
|
legal_values 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
|
191 |
|
|
default_value 0
|
192 |
|
|
description "
|
193 |
|
|
The SE77X9 board has one serial port. This option
|
194 |
|
|
chooses which port will be used to connect to a host
|
195 |
|
|
running GDB."
|
196 |
|
|
}
|
197 |
|
|
|
198 |
|
|
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
|
199 |
|
|
display "Default console channel."
|
200 |
|
|
flavor data
|
201 |
|
|
calculated 0
|
202 |
|
|
}
|
203 |
|
|
|
204 |
|
|
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
|
205 |
|
|
display "Diagnostic serial port"
|
206 |
|
|
flavor data
|
207 |
|
|
legal_values 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
|
208 |
|
|
default_value CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
|
209 |
|
|
description "
|
210 |
|
|
The SE77X9 board has two serial ports. This option
|
211 |
|
|
chooses which port will be used for diagnostic output."
|
212 |
|
|
}
|
213 |
|
|
|
214 |
|
|
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD {
|
215 |
|
|
display "Console/GDB serial port baud rate"
|
216 |
|
|
flavor data
|
217 |
|
|
legal_values 9600 19200 38400 57600 115200
|
218 |
|
|
default_value 38400
|
219 |
|
|
define CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
|
220 |
|
|
description "
|
221 |
|
|
This option controls the default baud rate used for the
|
222 |
|
|
Console/GDB connection."
|
223 |
|
|
}
|
224 |
|
|
|
225 |
|
|
cdl_component CYGHWR_HAL_SH_PLF_CLOCK_SETTINGS {
|
226 |
|
|
display "SH on-chip platform clock controls"
|
227 |
|
|
description "
|
228 |
|
|
The various clocks used by the system are derived from
|
229 |
|
|
these options."
|
230 |
|
|
flavor none
|
231 |
|
|
no_define
|
232 |
|
|
|
233 |
|
|
cdl_option CYGNUM_HAL_SH_OOC_XTAL_DEFAULT {
|
234 |
|
|
display "SH clock crystal default value"
|
235 |
|
|
flavor data
|
236 |
|
|
default_value 33333300
|
237 |
|
|
no_define
|
238 |
|
|
}
|
239 |
|
|
|
240 |
|
|
cdl_option CYGHWR_HAL_SH_OOC_XTAL {
|
241 |
|
|
display "SH clock crystal"
|
242 |
|
|
flavor data
|
243 |
|
|
legal_values 8000000 to 50000000
|
244 |
|
|
default_value { CYGNUM_HAL_SH_OOC_XTAL_DEFAULT }
|
245 |
|
|
no_define
|
246 |
|
|
description "
|
247 |
|
|
This option specifies the frequency of the crystal all
|
248 |
|
|
other clocks are derived from."
|
249 |
|
|
}
|
250 |
|
|
|
251 |
|
|
cdl_option CYGHWR_HAL_SH_OOC_PLL_1 {
|
252 |
|
|
display "SH clock PLL circuit 1"
|
253 |
|
|
flavor data
|
254 |
|
|
default_value 4
|
255 |
|
|
legal_values { 0 1 2 3 4 6 8 }
|
256 |
|
|
description "
|
257 |
|
|
This selects the multiplication factor provided by
|
258 |
|
|
PLL1. If PLL1 is disabled via CAP1, this option should
|
259 |
|
|
be set to zero."
|
260 |
|
|
}
|
261 |
|
|
|
262 |
|
|
cdl_option CYGHWR_HAL_SH_OOC_PLL_2 {
|
263 |
|
|
display "SH clock PLL circuit 2"
|
264 |
|
|
flavor data
|
265 |
|
|
default_value 1
|
266 |
|
|
legal_values { 0 1 4 }
|
267 |
|
|
no_define
|
268 |
|
|
description "
|
269 |
|
|
This selects the multiplication factor provided by
|
270 |
|
|
PLL2. If PLL2 is disabled via CAP2, this option should
|
271 |
|
|
be set to zero."
|
272 |
|
|
}
|
273 |
|
|
|
274 |
|
|
cdl_option CYGHWR_HAL_SH_OOC_DIVIDER_1 {
|
275 |
|
|
display "SH clock divider 1"
|
276 |
|
|
flavor data
|
277 |
|
|
default_value 1
|
278 |
|
|
legal_values { 1 2 3 4 6 }
|
279 |
|
|
description "
|
280 |
|
|
This divider option affects the CPU core clock."
|
281 |
|
|
}
|
282 |
|
|
|
283 |
|
|
cdl_option CYGHWR_HAL_SH_OOC_DIVIDER_2 {
|
284 |
|
|
display "SH clock divider 2"
|
285 |
|
|
flavor data
|
286 |
|
|
default_value 4
|
287 |
|
|
legal_values { 1 2 3 4 6 }
|
288 |
|
|
description "
|
289 |
|
|
This divider option affects the peripheral clock."
|
290 |
|
|
}
|
291 |
|
|
|
292 |
|
|
cdl_option CYGHWR_HAL_SH_OOC_CLOCK_MODE {
|
293 |
|
|
display "SH clock mode"
|
294 |
|
|
flavor data
|
295 |
|
|
default_value 0
|
296 |
|
|
legal_values { 0 1 2 3 4 7 }
|
297 |
|
|
description "
|
298 |
|
|
This option must mirror the clock mode hardwired on
|
299 |
|
|
the MD0-MD2 pins of the CPU in order to correctly
|
300 |
|
|
initialize the FRQCR register."
|
301 |
|
|
}
|
302 |
|
|
}
|
303 |
|
|
|
304 |
|
|
cdl_component CYGBLD_GLOBAL_OPTIONS {
|
305 |
|
|
display "Global build options"
|
306 |
|
|
flavor none
|
307 |
|
|
parent CYGPKG_NONE
|
308 |
|
|
no_define
|
309 |
|
|
description "
|
310 |
|
|
Global build options including control over
|
311 |
|
|
compiler flags, linker flags and choice of toolchain."
|
312 |
|
|
|
313 |
|
|
|
314 |
|
|
cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
|
315 |
|
|
display "Global command prefix"
|
316 |
|
|
flavor data
|
317 |
|
|
no_define
|
318 |
|
|
default_value { "sh-elf" }
|
319 |
|
|
description "
|
320 |
|
|
This option specifies the command prefix used when
|
321 |
|
|
invoking the build tools."
|
322 |
|
|
}
|
323 |
|
|
|
324 |
|
|
cdl_option CYGBLD_GLOBAL_CFLAGS {
|
325 |
|
|
display "Global compiler flags"
|
326 |
|
|
flavor data
|
327 |
|
|
no_define
|
328 |
|
|
default_value { CYGHWR_HAL_SH_BIGENDIAN ? "-mb -m3 -Wall -Wpointer-arith -Wstrict-prototypes -Winline -Wundef -Woverloaded-virtual -ggdb -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions -fvtable-gc -finit-priority" : "-ml -m3 -Wall -Wpointer-arith -Wstrict-prototypes -Winline -Wundef -Woverloaded-virtual -ggdb -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions -fvtable-gc -finit-priority" }
|
329 |
|
|
description "
|
330 |
|
|
This option controls the global compiler flags which
|
331 |
|
|
are used to compile all packages by
|
332 |
|
|
default. Individual packages may define
|
333 |
|
|
options which override these global flags."
|
334 |
|
|
}
|
335 |
|
|
|
336 |
|
|
cdl_option CYGBLD_GLOBAL_LDFLAGS {
|
337 |
|
|
display "Global linker flags"
|
338 |
|
|
flavor data
|
339 |
|
|
no_define
|
340 |
|
|
default_value { CYGHWR_HAL_SH_BIGENDIAN ? "-mb -m3 -ggdb -nostdlib -Wl,--gc-sections -Wl,-static" : "-ml -m3 -ggdb -nostdlib -Wl,--gc-sections -Wl,-static" }
|
341 |
|
|
description "
|
342 |
|
|
This option controls the global linker flags. Individual
|
343 |
|
|
packages may define options which override these global flags."
|
344 |
|
|
}
|
345 |
|
|
|
346 |
|
|
cdl_option CYGBLD_BUILD_GDB_STUBS {
|
347 |
|
|
display "Build GDB stub ROM image"
|
348 |
|
|
default_value 0
|
349 |
|
|
requires { CYG_HAL_STARTUP == "ROM" }
|
350 |
|
|
requires CYGSEM_HAL_ROM_MONITOR
|
351 |
|
|
requires CYGBLD_BUILD_COMMON_GDB_STUBS
|
352 |
|
|
requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
|
353 |
|
|
requires ! CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
|
354 |
|
|
requires ! CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
|
355 |
|
|
requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
|
356 |
|
|
requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
|
357 |
|
|
no_define
|
358 |
|
|
description "
|
359 |
|
|
This option enables the building of the GDB stubs for the
|
360 |
|
|
board. The common HAL controls takes care of most of the
|
361 |
|
|
build process, but the final conversion from ELF image to
|
362 |
|
|
binary data is handled by the platform CDL, allowing
|
363 |
|
|
relocation of the data if necessary."
|
364 |
|
|
|
365 |
|
|
make -priority 320 {
|
366 |
|
|
/bin/gdb_module.bin : /bin/gdb_module.img
|
367 |
|
|
$(OBJCOPY) -O binary $< $@
|
368 |
|
|
}
|
369 |
|
|
}
|
370 |
|
|
}
|
371 |
|
|
|
372 |
|
|
cdl_component CYGHWR_MEMORY_LAYOUT {
|
373 |
|
|
display "Memory layout"
|
374 |
|
|
flavor data
|
375 |
|
|
no_define
|
376 |
|
|
calculated { CYG_HAL_STARTUP == "RAM" ? "sh_sh77x9_se77x9_ram" : \
|
377 |
|
|
CYG_HAL_STARTUP == "ROM" ? "sh_sh77x9_se77x9_rom" : \
|
378 |
|
|
"sh_sh77x9_se77x9_romram" }
|
379 |
|
|
|
380 |
|
|
cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
|
381 |
|
|
display "Memory layout linker script fragment"
|
382 |
|
|
flavor data
|
383 |
|
|
no_define
|
384 |
|
|
define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
|
385 |
|
|
calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
|
386 |
|
|
CYG_HAL_STARTUP == "ROM" ? "" : \
|
387 |
|
|
"" }
|
388 |
|
|
}
|
389 |
|
|
|
390 |
|
|
cdl_option CYGHWR_MEMORY_LAYOUT_H {
|
391 |
|
|
display "Memory layout header file"
|
392 |
|
|
flavor data
|
393 |
|
|
no_define
|
394 |
|
|
define -file system.h CYGHWR_MEMORY_LAYOUT_H
|
395 |
|
|
calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
|
396 |
|
|
CYG_HAL_STARTUP == "ROM" ? "" : \
|
397 |
|
|
"" }
|
398 |
|
|
}
|
399 |
|
|
}
|
400 |
|
|
|
401 |
|
|
cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
|
402 |
|
|
display "Work with a ROM monitor"
|
403 |
|
|
flavor booldata
|
404 |
|
|
legal_values { "GDB_stubs" }
|
405 |
|
|
default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
|
406 |
|
|
requires { CYG_HAL_STARTUP == "RAM" }
|
407 |
|
|
parent CYGPKG_HAL_ROM_MONITOR
|
408 |
|
|
description "
|
409 |
|
|
Support can be enabled for boot ROMs or ROM monitors which contain
|
410 |
|
|
GDB stubs. This support changes various eCos semantics such as
|
411 |
|
|
the encoding of diagnostic output, and the overriding of hardware
|
412 |
|
|
interrupt vectors."
|
413 |
|
|
}
|
414 |
|
|
|
415 |
|
|
cdl_option CYGSEM_HAL_ROM_MONITOR {
|
416 |
|
|
display "Behave as a ROM monitor"
|
417 |
|
|
flavor bool
|
418 |
|
|
default_value 0
|
419 |
|
|
parent CYGPKG_HAL_ROM_MONITOR
|
420 |
|
|
requires { CYG_HAL_STARTUP == "ROM" }
|
421 |
|
|
description "
|
422 |
|
|
Enable this option if this program is to be used as a ROM monitor,
|
423 |
|
|
i.e. applications will be loaded into RAM on the board, and this
|
424 |
|
|
ROM monitor may process exceptions or interrupts generated from the
|
425 |
|
|
application. This enables features such as utilizing a separate
|
426 |
|
|
interrupt stack when exceptions are generated."
|
427 |
|
|
}
|
428 |
|
|
|
429 |
|
|
cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
|
430 |
|
|
display "Redboot HAL options"
|
431 |
|
|
flavor none
|
432 |
|
|
no_define
|
433 |
|
|
parent CYGPKG_REDBOOT
|
434 |
|
|
active_if CYGPKG_REDBOOT
|
435 |
|
|
description "
|
436 |
|
|
This option lists the target's requirements for a valid Redboot
|
437 |
|
|
configuration."
|
438 |
|
|
|
439 |
|
|
cdl_option CYGBLD_BUILD_REDBOOT_BIN {
|
440 |
|
|
display "Build Redboot ROM binary image"
|
441 |
|
|
active_if CYGBLD_BUILD_REDBOOT
|
442 |
|
|
default_value 1
|
443 |
|
|
no_define
|
444 |
|
|
description "This option enables the conversion of the Redboot ELF
|
445 |
|
|
image to a binary image suitable for ROM programming."
|
446 |
|
|
|
447 |
|
|
make -priority 325 {
|
448 |
|
|
/bin/redboot.bin : /bin/redboot.elf
|
449 |
|
|
$(OBJCOPY) --strip-debug $< $(@:.bin=.img)
|
450 |
|
|
$(OBJCOPY) -O srec $< $(@:.bin=.srec)
|
451 |
|
|
$(OBJCOPY) --change-address 0x21000000 -O srec $< $(@:.bin=.eprom.srec)
|
452 |
|
|
$(OBJCOPY) -O binary $< $@
|
453 |
|
|
}
|
454 |
|
|
}
|
455 |
|
|
}
|
456 |
|
|
}
|