1 |
27 |
unneback |
//=============================================================================
|
2 |
|
|
//
|
3 |
|
|
// mod_regs_tmu.h
|
4 |
|
|
//
|
5 |
|
|
// TMU (timer unit) Module register definitions
|
6 |
|
|
//
|
7 |
|
|
//=============================================================================
|
8 |
|
|
//####ECOSGPLCOPYRIGHTBEGIN####
|
9 |
|
|
// -------------------------------------------
|
10 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
11 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
|
12 |
|
|
//
|
13 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
14 |
|
|
// the terms of the GNU General Public License as published by the Free
|
15 |
|
|
// Software Foundation; either version 2 or (at your option) any later version.
|
16 |
|
|
//
|
17 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
|
18 |
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
19 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
20 |
|
|
// for more details.
|
21 |
|
|
//
|
22 |
|
|
// You should have received a copy of the GNU General Public License along
|
23 |
|
|
// with eCos; if not, write to the Free Software Foundation, Inc.,
|
24 |
|
|
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
|
25 |
|
|
//
|
26 |
|
|
// As a special exception, if other files instantiate templates or use macros
|
27 |
|
|
// or inline functions from this file, or you compile this file and link it
|
28 |
|
|
// with other works to produce a work based on this file, this file does not
|
29 |
|
|
// by itself cause the resulting work to be covered by the GNU General Public
|
30 |
|
|
// License. However the source code for this file must still be made available
|
31 |
|
|
// in accordance with section (3) of the GNU General Public License.
|
32 |
|
|
//
|
33 |
|
|
// This exception does not invalidate any other reasons why a work based on
|
34 |
|
|
// this file might be covered by the GNU General Public License.
|
35 |
|
|
//
|
36 |
|
|
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
|
37 |
|
|
// at http://sources.redhat.com/ecos/ecos-license/
|
38 |
|
|
// -------------------------------------------
|
39 |
|
|
//####ECOSGPLCOPYRIGHTEND####
|
40 |
|
|
//=============================================================================
|
41 |
|
|
//#####DESCRIPTIONBEGIN####
|
42 |
|
|
//
|
43 |
|
|
// Author(s): jskov
|
44 |
|
|
// Contributors:jskov
|
45 |
|
|
// Date: 2000-10-30
|
46 |
|
|
//
|
47 |
|
|
//####DESCRIPTIONEND####
|
48 |
|
|
//
|
49 |
|
|
//=============================================================================
|
50 |
|
|
|
51 |
|
|
//--------------------------------------------------------------------------
|
52 |
|
|
// TMU registers
|
53 |
|
|
#define CYGARC_REG_TOCR 0xfffffe90 // 8 bit
|
54 |
|
|
#define CYGARC_REG_TSTR 0xfffffe92 // 8 bit
|
55 |
|
|
#define CYGARC_REG_TCOR0 0xfffffe94 // 32 bit
|
56 |
|
|
#define CYGARC_REG_TCNT0 0xfffffe98 // 32 bit
|
57 |
|
|
#define CYGARC_REG_TCR0 0xfffffe9c // 16 bit
|
58 |
|
|
#define CYGARC_REG_TCOR1 0xfffffea0 // 32 bit
|
59 |
|
|
#define CYGARC_REG_TCNT1 0xfffffea4 // 32 bit
|
60 |
|
|
#define CYGARC_REG_TCR1 0xfffffea8 // 16 bit
|
61 |
|
|
#define CYGARC_REG_TCOR2 0xfffffeac // 32 bit
|
62 |
|
|
#define CYGARC_REG_TCNT2 0xfffffeb0 // 32 bit
|
63 |
|
|
#define CYGARC_REG_TCR2 0xfffffeb4 // 16 bit
|
64 |
|
|
#define CYGARC_REG_TCPR2 0xfffffeb8 // 32 bit
|
65 |
|
|
|
66 |
|
|
// TSTR
|
67 |
|
|
#define CYGARC_REG_TSTR_STR0 0x0001
|
68 |
|
|
#define CYGARC_REG_TSTR_STR1 0x0002
|
69 |
|
|
#define CYGARC_REG_TSTR_STR2 0x0004
|
70 |
|
|
|
71 |
|
|
// TCR0/1/2
|
72 |
|
|
#define CYGARC_REG_TCR_TPSC0 0x0001
|
73 |
|
|
#define CYGARC_REG_TCR_TPSC1 0x0002
|
74 |
|
|
#define CYGARC_REG_TCR_TPSC2 0x0004
|
75 |
|
|
#define CYGARC_REG_TCR_CKEG0 0x0008
|
76 |
|
|
#define CYGARC_REG_TCR_CKEG1 0x0010
|
77 |
|
|
#define CYGARC_REG_TCR_UNIE 0x0020
|
78 |
|
|
#define CYGARC_REG_TCR_UNF 0x0100
|
79 |
|
|
|
80 |
|
|
#define CYGARC_REG_TCR_TPSC_4 (0)
|
81 |
|
|
#define CYGARC_REG_TCR_TPSC_16 (CYGARC_REG_TCR_TPSC0)
|
82 |
|
|
#define CYGARC_REG_TCR_TPSC_64 (CYGARC_REG_TCR_TPSC1)
|
83 |
|
|
#define CYGARC_REG_TCR_TPSC_256 (CYGARC_REG_TCR_TPSC0|CYGARC_REG_TCR_TPSC1)
|
84 |
|
|
|
85 |
|
|
// TCR2 additional bits
|
86 |
|
|
#define CYGARC_REG_TCR_ICPE0 0x0040
|
87 |
|
|
#define CYGARC_REG_TCR_ICPE1 0x0080
|
88 |
|
|
#define CYGARC_REG_TCR_ICPF 0x0200
|