OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sh/] [sh2/] [v2_0/] [include/] [sh2_sci.h] - Blame information for rev 249

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//=============================================================================
2
//
3
//      sh2_sci.h
4
//
5
//      Simple driver for the SH Serial Communication Interface (SCI)
6
//
7
//=============================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//=============================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):   jskov
44
// Contributors:jskov
45
// Date:        1999-05-17
46
//
47
//####DESCRIPTIONEND####
48
//
49
//=============================================================================
50
 
51
#include <pkgconf/hal.h>
52
 
53
#ifdef CYGNUM_HAL_SH_SH2_SCI_PORTS
54
 
55
//--------------------------------------------------------------------------
56
// Exported functions
57
 
58
externC cyg_uint8 cyg_hal_plf_sci_getc(void* __ch_data);
59
externC void cyg_hal_plf_sci_putc(void* __ch_data, cyg_uint8 c);
60
externC void cyg_hal_plf_sci_init(int sci_index, int comm_index,
61
                                  int rcv_vect, cyg_uint8* base);
62
 
63
 
64
#ifdef CYGPRI_HAL_SH_SH2_SCI_PRIVATE
65
//--------------------------------------------------------------------------
66
// SCI register offsets
67
#if (CYGARC_SH_MOD_SCI >= 2)
68
# error "Not fixed"
69
# define _REG_SCSPTR             -0x4 // serial port register
70
#endif
71
#define _REG_SCSMR                0x0 // serial mode register
72
#define _REG_SCBRR                0x1 // bit rate register
73
#define _REG_SCSCR                0x2 // serial control register
74
#define _REG_SCTDR                0x3 // transmit data register
75
#define _REG_SCSSR                0x4 // serial status register
76
#define _REG_SCRDR                0x5 // receive data register
77
 
78
//--------------------------------------------------------------------------
79
 
80
typedef struct {
81
    cyg_uint8* base;
82
    cyg_int32 msec_timeout;
83
    int isr_vector;
84
} channel_data_t;
85
 
86
#endif // CYGPRI_HAL_SH_SH2_SCI_PRIVATE
87
 
88
#endif // CYGNUM_HAL_SH_SH2_SCI_PORTS
89
//-----------------------------------------------------------------------------
90
// end of sh2_sci.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.