OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sh/] [sh2/] [v2_0/] [include/] [sh2_scif.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//=============================================================================
2
//
3
//      sh2_scif.h
4
//
5
//      Simple driver for the SH2 Serial Communication Interface with FIFO
6
//
7
//=============================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//=============================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):   jskov
44
// Contributors:jskov
45
// Date:        2000-03-30
46
// Description: Simple driver for the SH Serial Communication Interface
47
//              Clients of this file can configure the behavior with:
48
//              CYGNUM_SCIF_PORTS: number of SCI ports
49
//
50
//####DESCRIPTIONEND####
51
//
52
//=============================================================================
53
 
54
#include <pkgconf/hal.h>
55
 
56
#ifdef CYGNUM_HAL_SH_SH2_SCIF_PORTS
57
 
58
//--------------------------------------------------------------------------
59
// Exported functions
60
 
61
externC cyg_uint8 cyg_hal_plf_scif_getc(void* __ch_data);
62
externC void cyg_hal_plf_scif_putc(void* __ch_data, cyg_uint8 c);
63
void cyg_hal_plf_scif_init(int scif_index, int comm_index,
64
                           int rcv_vect, cyg_uint8* base, bool irda_mode);
65
 
66
 
67
#ifdef CYGHWR_HAL_SH_SH2_SCIF_ASYNC_RXTX
68
externC void cyg_hal_plf_scif_sync_rxtx(int scif_index, bool async_rxtx_mode);
69
#endif
70
 
71
#ifdef CYGPRI_HAL_SH_SH2_SCIF_PRIVATE
72
 
73
//--------------------------------------------------------------------------
74
// SCIF register offsets
75
#define _REG_SCSMR  0x00
76
#define _REG_SCBRR  0x02
77
#define _REG_SCSCR  0x04
78
#define _REG_SCFTDR 0x06
79
#define _REG_SC1SSR 0x08
80
#define _REG_SCSSR  _REG_SC1SSR
81
#define _REG_SC2SSR 0x0a
82
#define _REG_SCFRDR 0x0c
83
#define _REG_SCFCR  0x0e
84
#define _REG_SCFDR  0x10
85
#define _REG_SCFER  0x12
86
#define _REG_SCIMR  0x14
87
 
88
//--------------------------------------------------------------------------
89
 
90
typedef struct {
91
    cyg_uint8* base;
92
    cyg_int32 msec_timeout;
93
    int isr_vector;
94
    bool irda_mode;
95
#ifdef CYGHWR_HAL_SH_SH2_SCIF_ASYNC_RXTX
96
    bool async_rxtx_mode;
97
#endif
98
} channel_data_t;
99
 
100
//--------------------------------------------------------------------------
101
 
102
#endif // CYGPRI_HAL_SH_SH2_SCIF_PRIVATE
103
 
104
#endif // CYGNUM_HAL_SH_SH2_SCIF_PORTS
105
//-----------------------------------------------------------------------------
106
// end of sh2_scif.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.