OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sh/] [sh4/] [v2_0/] [include/] [mod_regs_cac.h] - Blame information for rev 773

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//=============================================================================
2
//
3
//      mod_regs_cac.h
4
//
5
//      CAC (cache) Module register definitions
6
//
7
//=============================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//=============================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):   jskov
44
// Contributors:jskov
45
// Date:        2000-10-30
46
//              
47
//####DESCRIPTIONEND####
48
//
49
//=============================================================================
50
 
51
// Besides the below, cache sizes are defined in the CPU variant module
52
// headers (mod_77xx.h).
53
 
54
//--------------------------------------------------------------------------
55
// Cache registers
56
#define CYGARC_REG_CCR                  0xFF00001C
57
 
58
#define CYGARC_REG_CCR_IIX              0x00008000  // IC index enable
59
#define CYGARC_REG_CCR_ICI              0x00000800  // IC invalidation
60
#define CYGARC_REG_CCR_ICE              0x00000100  // IC Enable
61
#define CYGARC_REG_CCR_OIX              0x00000080  // OC index enable
62
#define CYGARC_REG_CCR_ORA              0x00000020  // OC RAM enable
63
#define CYGARC_REG_CCR_OCI              0x00000008  // OC Invalidation
64
#define CYGARC_REG_CCR_CB               0x00000004  // Copy-Back enable
65
#define CYGARC_REG_CCR_WT               0x00000002  // Write Through enable
66
#define CYGARC_REG_CCR_OCE              0x00000001  // OC Enable
67
 
68
#define CYGARC_REG_CCR_CE               0x00000101  // IC, OC Enable
69
#define CYGARC_REG_CCR_CF               0x00000808  // IC, OC Invalidation
70
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.