OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sh/] [sh4/] [v2_0/] [include/] [mod_regs_rtc.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//=============================================================================
2
//
3
//      mod_regs_rtc.h
4
//
5
//      RTC (real time clock) Module register definitions
6
//
7
//=============================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//=============================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):   jskov
44
// Contributors:jskov
45
// Date:        2000-10-30
46
//              
47
//####DESCRIPTIONEND####
48
//
49
//=============================================================================
50
 
51
//--------------------------------------------------------------------------
52
// RealTime Clock
53
 
54
#define CYGARC_REG_RC64CNT              0xfffffec0
55
#define CYGARC_REG_RSECCNT              0xfffffec2
56
#define CYGARC_REG_RMINCNT              0xfffffec4
57
#define CYGARC_REG_RHRCNT               0xfffffec6
58
#define CYGARC_REG_RWKCNT               0xfffffec8
59
#define CYGARC_REG_RDAYCNT              0xfffffeca
60
#define CYGARC_REG_RMONCNT              0xfffffecc
61
#define CYGARC_REG_RYRCNT               0xfffffece
62
#define CYGARC_REG_RSECAR               0xfffffed0
63
#define CYGARC_REG_RMINAR               0xfffffed2
64
#define CYGARC_REG_RHRAR                0xfffffed4
65
#define CYGARC_REG_RWKAR                0xfffffed6
66
#define CYGARC_REG_RDAYAR               0xfffffed8
67
#define CYGARC_REG_RMONAR               0xfffffeda
68
#define CYGARC_REG_RCR1                 0xfffffedc
69
#define CYGARC_REG_RCR2                 0xfffffede
70
 
71
 
72
#define CYGARC_REG_RCR1_CF              0x80 // carry flag
73
#define CYGARC_REG_RCR1_CIE             0x10 // carry interrupt enable
74
#define CYGARC_REG_RCR1_AIE             0x08 // alarm interrupt enable
75
#define CYGARC_REG_RCR1_AF              0x01 // alarm flag
76
 
77
#define CYGARC_REG_RCR2_PEF             0x80 // periodic interrupt flag
78
#define CYGARC_REG_RCR2_PES2            0x40 // periodic interrupt setting
79
#define CYGARC_REG_RCR2_PES1            0x20
80
#define CYGARC_REG_RCR2_PES0            0x10
81
#define CYGARC_REG_RCR2_RTCEN           0x08 // RTC enable
82
#define CYGARC_REG_RCR2_ADJ             0x04 // second adjustment
83
#define CYGARC_REG_RCR2_RESET           0x02 // reset
84
#define CYGARC_REG_RCR2_START           0x01 // start
85
 
86
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.