OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sh/] [sh4/] [v2_0/] [include/] [var_regs.h] - Blame information for rev 308

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_VAR_REGS_H
2
#define CYGONCE_HAL_VAR_REGS_H
3
//=============================================================================
4
//
5
//      var_regs.h
6
//
7
//      SH4 CPU definitions
8
//
9
//=============================================================================
10
//####ECOSGPLCOPYRIGHTBEGIN####
11
// -------------------------------------------
12
// This file is part of eCos, the Embedded Configurable Operating System.
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under
16
// the terms of the GNU General Public License as published by the Free
17
// Software Foundation; either version 2 or (at your option) any later version.
18
//
19
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
// for more details.
23
//
24
// You should have received a copy of the GNU General Public License along
25
// with eCos; if not, write to the Free Software Foundation, Inc.,
26
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
//
28
// As a special exception, if other files instantiate templates or use macros
29
// or inline functions from this file, or you compile this file and link it
30
// with other works to produce a work based on this file, this file does not
31
// by itself cause the resulting work to be covered by the GNU General Public
32
// License. However the source code for this file must still be made available
33
// in accordance with section (3) of the GNU General Public License.
34
//
35
// This exception does not invalidate any other reasons why a work based on
36
// this file might be covered by the GNU General Public License.
37
//
38
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
// at http://sources.redhat.com/ecos/ecos-license/
40
// -------------------------------------------
41
//####ECOSGPLCOPYRIGHTEND####
42
//=============================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):   jskov
46
// Contributors:Ryozaburo Suzuki
47
// Date:        2000-04-18
48
// Purpose:     Define CPU memory mapped registers etc.
49
// Usage:       Included via the acrhitecture register header:
50
//              #include <cyg/hal/sh_regs.h>
51
// Notes:
52
//   This file describes registers for on-core modules found in all
53
//   the SH4 CPUs supported by the HAL. For each CPU is defined a
54
//   module specification file (mod_<CPU model number>.h) which lists
55
//   modules (and their version if applicable) included in that
56
//   particular CPU model.  Note that the versioning is ad hoc;
57
//   it doesn't reflect Hitachi internal versioning in any way.
58
//              
59
//####DESCRIPTIONEND####
60
//
61
 
62
// Find out which modules are supported by the chosen CPU
63
#include <pkgconf/system.h>
64
#include CYGBLD_HAL_CPU_MODULES_H
65
 
66
//==========================================================================
67
//                             CPU Definitions
68
//==========================================================================
69
 
70
//--------------------------------------------------------------------------
71
// Status register
72
#define CYGARC_REG_SR_MD                0x40000000
73
#define CYGARC_REG_SR_RB                0x20000000
74
#define CYGARC_REG_SR_BL                0x10000000
75
#define CYGARC_REG_SR_M                 0x00000200
76
#define CYGARC_REG_SR_Q                 0x00000100
77
#define CYGARC_REG_SR_IMASK             0x000000f0
78
#define CYGARC_REG_SR_I3                0x00000080
79
#define CYGARC_REG_SR_I2                0x00000040
80
#define CYGARC_REG_SR_I1                0x00000020
81
#define CYGARC_REG_SR_I0                0x00000010
82
#define CYGARC_REG_SR_S                 0x00000002
83
#define CYGARC_REG_SR_T                 0x00000001
84
#define CYGARC_REG_SR_FD                0x00008000
85
 
86
//==========================================================================
87
//                             Module Definitions
88
//==========================================================================
89
 
90
#include <cyg/hal/mod_regs_bsc.h>
91
#include <cyg/hal/mod_regs_cac.h>
92
#include <cyg/hal/mod_regs_cpg.h>
93
#include <cyg/hal/mod_regs_intc.h>
94
#include <cyg/hal/mod_regs_mmu.h>
95
#include <cyg/hal/mod_regs_rtc.h>
96
#include <cyg/hal/mod_regs_ser.h>
97
#include <cyg/hal/mod_regs_tmu.h>
98
#include <cyg/hal/mod_regs_ubc.h>
99
 
100
#ifdef CYGARC_SH_MOD_PCIC
101
#include <cyg/hal/mod_regs_pcic.h>
102
#endif
103
 
104
#endif // CYGONCE_HAL_VAR_REGS_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.