OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sparc/] [erc32/] [v2_0/] [include/] [hal_clock.h] - Blame information for rev 565

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_CLOCK_H
2
#define CYGONCE_HAL_CLOCK_H
3
 
4
//=============================================================================
5
//
6
//      hal_clock.h
7
//
8
//      HAL clock support
9
//
10
//=============================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//=============================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):   nickg, gthomas, hmt
47
// Contributors:        nickg, gthomas, hmt
48
// Date:        1999-01-28
49
// Purpose:     Define clock support
50
// Description: The macros defined here provide the HAL APIs for handling
51
//              the clock.
52
//              
53
// Usage:
54
//              #include <cyg/hal/hal_intr.h> // which includes this file
55
//              ...
56
//              
57
//
58
//####DESCRIPTIONEND####
59
//
60
//=============================================================================
61
 
62
#include <cyg/hal/hal_io.h>
63
 
64
//-----------------------------------------------------------------------------
65
// Clock control
66
 
67
// in erc32 simulator:
68
//  4 = UART A
69
//  5 = UART B
70
//  7 = UART error
71
// 12 = GPT (general purpose timer)
72
// 13 = RTC (realtime clock)
73
// 15 = watchdog
74
 
75
// in erc32 simulator:
76
 
77
// The vector used by the Real time clock is defined in hal_xpic.h
78
 
79
// We could place conditional code here to choose one clock or the other
80
// depending on the selected interrupt vector... but pro tem: (pun intended)
81
 
82
/* These must be accessed word-wide to work! */
83
 
84
#define SPARC_MEC_RTC              (0x01f80080)
85
 
86
#define SPARC_MEC_RTC_COUNTER    (SPARC_MEC_RTC +    0)
87
#define SPARC_MEC_RTC_SCALER     (SPARC_MEC_RTC +    4)
88
 
89
#define SPARC_MEC_GPT_COUNTER    (SPARC_MEC_RTC +    8)
90
#define SPARC_MEC_GPT_SCALER     (SPARC_MEC_RTC + 0x0c)
91
 
92
/* MEC timer control register bits */
93
#define SPARC_MEC_TCR_GACR 1      /* Continuous Running */
94
#define SPARC_MEC_TCR_GACL 2      /* Counter Load */      
95
#define SPARC_MEC_TCR_GASE 4      /* System Enable */     
96
#define SPARC_MEC_TCR_GASL 8      /* not used */          
97
#define SPARC_MEC_TCR_TCRCR 0x100 /* Continuous Running */
98
#define SPARC_MEC_TCR_TCRCL 0x200 /* Counter Load */
99
#define SPARC_MEC_TCR_TCRSE 0x400 /* System Enable */
100
#define SPARC_MEC_TCR_TCRSL 0x800 /* not used */
101
 
102
#define SPARC_MEC_RTC_CONTROL    (SPARC_MEC_RTC + 0x18)
103
 
104
externC cyg_int32 cyg_hal_sparc_clock_period;
105
 
106
#define HAL_CLOCK_INITIALIZE( _period_ ) CYG_MACRO_START              \
107
  cyg_hal_sparc_clock_period = (_period_);                        \
108
  HAL_WRITE_UINT32( SPARC_MEC_RTC_COUNTER, (_period_) );              \
109
  HAL_WRITE_UINT32( SPARC_MEC_RTC_CONTROL,                            \
110
                           (SPARC_MEC_TCR_TCRCR |                     \
111
                            SPARC_MEC_TCR_TCRCL |                     \
112
                            SPARC_MEC_TCR_TCRSE) );                   \
113
CYG_MACRO_END
114
 
115
#define HAL_CLOCK_RESET( _vector_, _period_ ) /* nowt, it is freerunning */
116
 
117
#define HAL_CLOCK_READ( _pvalue_ ) CYG_MACRO_START                    \
118
   cyg_uint32 _read_;                                                 \
119
   HAL_READ_UINT32( SPARC_MEC_RTC_COUNTER, _read_ );                  \
120
   *((cyg_uint32 *)(_pvalue_)) =                                      \
121
                 (cyg_hal_sparc_clock_period - _read_ );          \
122
CYG_MACRO_END
123
 
124
 
125
#ifdef CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY
126
#define HAL_CLOCK_LATENCY( _pvalue_ )         HAL_CLOCK_READ( _pvalue_ )
127
#endif
128
 
129
//-----------------------------------------------------------------------------
130
#endif // ifndef CYGONCE_HAL_CLOCK_H
131
// End of hal_clock.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.