OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sparc/] [leon/] [v2_0/] [include/] [hal_xpic.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_XPIC_H
2
#define CYGONCE_HAL_XPIC_H
3
 
4
//=============================================================================
5
//
6
//      hal_xpic.h
7
//
8
//      HAL eXternal Programmable Interrupt Controller support
9
//
10
//=============================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//=============================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):   nickg, gthomas, hmt
47
// Contributors:        nickg, gthomas, hmt
48
// Date:        1999-01-28
49
// Purpose:     Define Interrupt support
50
// Description: The macros defined here provide the HAL APIs for handling
51
//              an external interrupt controller, and which interrupt is
52
//              used for what.
53
//              
54
// Usage:
55
//              #include <cyg/hal/hal_intr.h> // which includes this file
56
//              ...
57
//              
58
//
59
//####DESCRIPTIONEND####
60
//
61
//=============================================================================
62
 
63
#include <cyg/hal/hal_io.h>
64
 
65
//-----------------------------------------------------------------------------
66
// Interrupt controller access
67
 
68
// in leon simulator:
69
//  2 = UART B
70
//  3 = UART A
71
//  1 = AHB error
72
//  9 = TI2 (general purpose timer)
73
//  8 = TI1 (realtime clock)
74
 
75
// The vector used by the Real time clock
76
#define CYGNUM_HAL_INTERRUPT_RTC            CYGNUM_HAL_INTERRUPT_8
77
 
78
 
79
/* These must be accessed word-wide to work! */
80
#define SPARC_LEON_REG              (0x80000000)
81
 
82
#define SPARC_LEON_INTCON_PENDING (SPARC_LEON_REG + 0x94)
83
#define SPARC_LEON_INTCON_MASK    (SPARC_LEON_REG + 0x90)
84
#define SPARC_LEON_INTCON_CLEAR   (SPARC_LEON_REG + 0x9C)
85
#define SPARC_LEON_INTCON_FORCE   (SPARC_LEON_REG + 0x98)
86
 
87
 
88
#define HAL_INTERRUPT_MASK( _vector_ ) CYG_MACRO_START                      \
89
    cyg_uint32 _traps_, _mask_;                                             \
90
    HAL_DISABLE_TRAPS( _traps_ );                                           \
91
    HAL_READ_UINT32( SPARC_LEON_INTCON_MASK, _mask_ );                       \
92
    _mask_ &= ~( 1 << (_vector_) );                                          \
93
    HAL_WRITE_UINT32(SPARC_LEON_INTCON_MASK,  _mask_ );                      \
94
    HAL_RESTORE_INTERRUPTS( _traps_ );                                      \
95
CYG_MACRO_END
96
 
97
#define HAL_INTERRUPT_UNMASK( _vector_ ) CYG_MACRO_START                    \
98
    cyg_uint32 _traps_, _mask_;                                             \
99
    HAL_DISABLE_TRAPS( _traps_ );                                           \
100
    HAL_READ_UINT32( SPARC_LEON_INTCON_MASK, _mask_ );                       \
101
    _mask_ |= ( 1 << (_vector_) );                                         \
102
    HAL_WRITE_UINT32( SPARC_LEON_INTCON_MASK, _mask_ );                      \
103
    HAL_RESTORE_INTERRUPTS( _traps_ );                                      \
104
CYG_MACRO_END
105
 
106
#define HAL_INTERRUPT_ACKNOWLEDGE( _vector_ )
107
/* Interrupts are automatically acknowledged by hardware, not needed ...
108
#define HAL_INTERRUPT_ACKNOWLEDGE( _vector_ ) CYG_MACRO_START               \
109
    cyg_uint32 _traps_;                                                     \
110
    HAL_DISABLE_TRAPS( _traps_ );                                           \
111
    HAL_WRITE_UINT32( SPARC_LEON_INTCON_CLEAR, ( 1 << (_vector_) ) );        \
112
    HAL_RESTORE_INTERRUPTS( _traps_ );                                      \
113
CYG_MACRO_END
114
*/
115
 
116
#define HAL_INTERRUPT_CONFIGURE( _vector_, _level_, _up_ ) /* nothing */
117
 
118
#define HAL_INTERRUPT_SET_LEVEL( _vector_, _level_ ) /* nothing */
119
 
120
//-----------------------------------------------------------------------------
121
#endif // ifndef CYGONCE_HAL_XPIC_H
122
// End of hal_xpic.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.