OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sparclite/] [sim/] [v2_0/] [ChangeLog] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
2000-10-20  Jonathan Larmour  
2
 
3
        * include/pkgconf/mlt_sparclite_sim_ram.mlt:
4
        Add heap1 section
5
 
6
        * include/pkgconf/mlt_sparclite_sim_ram.h:
7
        * include/pkgconf/mlt_sparclite_sim_ram.ldi:
8
        Regenerated
9
 
10
2000-02-10  Jesper Skov  
11
 
12
        * cdl/hal_sparclite_sim.cdl: Added.
13
 
14
1999-11-25  Gary Thomas  
15
 
16
        * include/pkgconf/mlt_sparclite_sim_ram.h: New file.
17
 
18
1999-10-13  Hugo Tyson  
19
 
20
        * include/pkgconf/hal_sparclite_sim.h: Add define of
21
        CYGHWR_HAL_SPARCLITE_HAS_ASR17 for arch HAL to DTRT with SVT
22
        (anticipating cores with no SVT at all, so no %asr17)
23
 
24
1999-04-08  John Dallaway  
25
 
26
        * include/pkgconf/*.ldi: Revised SECTION_* macro arguments to
27
        avoid padded output sections (PR 19787)
28
 
29
1999-04-07  Hugo Tyson  
30
 
31
        * src/hal_priv.c: Remove bogus FIX ME; it wasn't true.
32
 
33
1999-03-16  Hugo Tyson  
34
 
35
        * include/halboot.si: Add a dummy LED macro for debug in the
36
        vectors.S; correct a scary line length.
37
 
38
1999-03-04  Gary Thomas  
39
 
40
        * include/pkgconf/hal_sparclite_sim.h: Take out DEVICES dependencies.
41
 
42
1999-03-04  John Dallaway  
43
 
44
        * include/pkgconf/*.ldi: give all LDI files unique names so
45
        that they can co-exist in an eCos build tree (PR 19184)
46
        * include/pkgconf/*.mlt: give all MLT files unique names so
47
        that they can co-exist in an eCos build tree (PR 19184)
48
 
49
1999-02-25  Hugo Tyson  
50
 
51
        These log entries from 1999-02-22 to 1999-02-24 were executed in
52
        a branch; this change is a merge of that branch into the trunk.
53
 
54
        (1999-02-23  John Dallaway  )
55
 
56
        * include/pkgconf/hal_sparclite_sim.h: New rules
57
        CYGPKG_HAL_SPARCLITE_SIM precludes CYGPKG_DEVICES_GDB
58
        CYGPKG_HAL_SPARCLITE_SIM precludes CYGPKG_DEVICES_SERIAL_RS232_COMMON
59
 
60
        (1999-02-22  Hugo Tyson  )
61
 
62
        * src/hal_priv.c (hal_board_prestart, hal_board_poststart):
63
        Shut down the erc32 watchdog in and enable interrupts in these two
64
        new routines.
65
 
66
        * include/halboot.si:
67
        Remove N/A code that I was just storing here, and install the real
68
        vector instructions in this fragment; there be cache-wangling to
69
        do in hardware cases either side of the vector installation.
70
 
71
1999-02-20  Jonathan Larmour  
72
 
73
        * include/hal_xpic.h:
74
        Rename CYG_VECTOR_* -> CYGNUM_HAL_INTERRUPT_*
75
 
76
        * src/hal_priv.c:
77
        Add a FIX ME
78
 
79
1999-02-08  John Dallaway  
80
 
81
        * src/sim.ld: Remove platform-specific linker script for
82
        MLT compliance.
83
 
84
        * src/PKGconf.mak: Remove build rules for sim.ld.
85
 
86
        * include/pkgconf/ram.*: Add MLT save file and and linker
87
        script fragment for RAM startup.
88
 
89
1999-02-01  Hugo Tyson  
90
 
91
        * include/halboot.si:
92
        New file: performs platform-oriented setup of RAM and cache
93
        controllers, and quietens any interrupt sources.
94
 
95
        * include/pkgconf/hal_sparclite_sim.h:
96
        Correct comments/CDL description of sim invocation.
97
 
98
1999-01-28  Hugo Tyson  
99
 
100
        * include/hal_cache.h: NEW FILE to this directory; moved here from
101
        the sparclite/arch tree; cache control is very much board-specific
102
 
103
        * include/hal_clock.h: NEW FILE to this directory; it was a part
104
        of hal_intr.h, but is now here because the clock is target determined.
105
 
106
        * include/hal_xpic.h: NEW FILE to this directory; it was a part of
107
        hal_intr.h, but is now here because the detail of interrupot
108
        control is target determined.
109
 
110
        * src/hal_priv.c: NEW FILE to this directory; it was a part
111
        of hal_intr.h, but is now here because the clock is target
112
        determined, and it's the clock that needs a local variable.
113
 
114
        * src/PKGconf.mak (COMPILE): compile it.
115
 
116
 
117
1999-01-26  Hugo Tyson  
118
 
119
        * src/sim.ld:
120
        Add copyright notice.  (Though these files will later be generated
121
        by a tool and so not copyright, these default setups are.)
122
 
123
1999-01-22  Hugo Tyson  
124
 
125
        * src/sim.ld:
126
        Remove some bogus comments.
127
 
128
1999-01-21  Jonathan Larmour  
129
 
130
        * src/sim.ld:
131
        Remove all traces of non-CYG_KERNEL_USE_INIT_PRIORITY code
132
 
133
1999-01-21  Hugo Tyson  
134
 
135
        * src/sim.ld:
136
        Align bss and rom/ram_data starts and ends by 8 bytes to permit
137
        fast copy routines.
138
 
139
1999-01-19  Hugo Tyson  
140
 
141
        Modified files in arch:
142
        * include/hal_arch.h
143
        * include/hal_intr.h
144
        * src/PKGconf.mak
145
        * src/context.S
146
        * src/hal_intr.c
147
        * src/vec_ivsr.S
148
        * src/vec_xvsr.S
149
        * src/vectors.S
150
 
151
        New files in arch:
152
        * src/hal_boot.c        (bss initialization, constructors &c)
153
        * include/hal_cache.h   (empty but required header)
154
 
155
        Modified files in sim:
156
        * include/hal_diag.h
157
 
158
        Lots more progress; essentially, everything now works.
159
 
160
        Simulator's treatment of stdio is poor though, it doesn't work
161
        under pkgtest.  This has been slowing me up.
162
 
163
1999-01-14  Hugo Tyson  
164
 
165
        * ecc/ecc/hal/sparclite/...:
166
 
167
        Initial checkin of SPARClite HAL; it doesn't work yet, except the
168
        most trivial of tests - timer and interrupt manipulation stuff is
169
        entirely absent.
170
 
171
        Here's some documentation of the initial checkin tree; this will
172
        change, as platform dependent stuff moves correctly into the sim
173
        or  directories.
174
 
175
        arch/current/include:
176
                basetype.h      nothing much here.
177
                vectors.h       definitions of symbols shared between the
178
                        various vector code assembler files, can be
179
                        included in both C and assembler.
180
                hal_intr.h      various macros for clock and interrupt
181
                        control plus the eCos vector numbering scheme; we
182
                        map thus:
183
                        what    SPARC trap type     eCos vector numbers
184
                        -----------------------------------------------
185
                        (not used)   ---                0
186
                        interrupts (17-31)              1-15
187
                        user traps (128-255)            16
188
                        exceptions (1-9,36==4)          17-25
189
                        others     (10,?)               26
190
                        -----------------------------------------------
191
                        Trap types 5 and 6 which would be eCos vectors 21
192
                        and 22 are handled in the trampoline code in
193
                        file src/vectors.S
194
                hal_arch.h      definition of a thread context, plus
195
                        macros for thread switching and the like.  Some
196
                        ancillary bit twiddling macros and cache barriers
197
                        too.
198
 
199
        arch/current/include/pkgconf:
200
                hal_sparclite.h         pkgconf config/header file.
201
 
202
        arch/current/src:
203
                vectors.S       boot-up stuff, trampoline code that hangs
204
                        on the interrupt/trap vector, handlers for window
205
                        under/overflow.  Saves some state in registers
206
                        then jumps to the interrupt or exception VSR
207
                        respectively.
208
                        Also instantiates the VSR table.
209
                vec_ivsr.S      the default interrupt VSR; it establishes
210
                        a C calling environment (ie. anticipates a window
211
                        overflow) then locks the scheduler, calls the ISR
212
                        with appropriate arguments, and then interrupt_end()
213
                        before undoing that environment, anticipating
214
                        window underflow and returning to the interrupted
215
                        instruction.
216
                vec_xvsr.S      the default exception AKA trap VSR; does
217
                        the same as the interrupt one but without the
218
                        scheduler lock or interrupt end.
219
                hal_intr.c      instantiates the ISR table used by the
220
                        code above.
221
                context.S       context switch code, saves and loads up a
222
                        whole register state, coroutine or longjump-like.
223
                icontext.c      initializes a context to "jump" to in
224
                        context.S at the birth of a new thread.
225
 
226
        sim/current/include:
227
                hal_diag.h      macros to deal with debugging output via a
228
                        fake serial device of some kind; initially empty,
229
                        but definitely board/sim dependent.
230
 
231
        sim/current/include/pkgconf:
232
                hal_sparclite_sim.h     pkgconf config/header file.
233
 
234
        sim/current/src:
235
                sim.ld          linker script bits for "sim" target.
236
 
237
//===========================================================================
238
//####ECOSGPLCOPYRIGHTBEGIN####
239
// -------------------------------------------
240
// This file is part of eCos, the Embedded Configurable Operating System.
241
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
242
//
243
// eCos is free software; you can redistribute it and/or modify it under
244
// the terms of the GNU General Public License as published by the Free
245
// Software Foundation; either version 2 or (at your option) any later version.
246
//
247
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
248
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
249
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
250
// for more details.
251
//
252
// You should have received a copy of the GNU General Public License along
253
// with eCos; if not, write to the Free Software Foundation, Inc.,
254
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
255
//
256
// As a special exception, if other files instantiate templates or use macros
257
// or inline functions from this file, or you compile this file and link it
258
// with other works to produce a work based on this file, this file does not
259
// by itself cause the resulting work to be covered by the GNU General Public
260
// License. However the source code for this file must still be made available
261
// in accordance with section (3) of the GNU General Public License.
262
//
263
// This exception does not invalidate any other reasons why a work based on
264
// this file might be covered by the GNU General Public License.
265
//
266
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
267
// at http://sources.redhat.com/ecos/ecos-license/
268
// -------------------------------------------
269
//####ECOSGPLCOPYRIGHTEND####
270
//===========================================================================
271
 
272
//EOF ChangeLog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.