OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [sparclite/] [sim/] [v2_0/] [include/] [halboot.si] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_HALBOOT_SI /* -*-asm-*- */
2
#define CYGONCE_HAL_HALBOOT_SI
3
// ====================================================================
4
//
5
//      /halboot.si
6
//
7
//      HAL bootup platform-oriented code (assembler)
8
//
9
// ====================================================================
10
//####ECOSGPLCOPYRIGHTBEGIN####
11
// -------------------------------------------
12
// This file is part of eCos, the Embedded Configurable Operating System.
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under
16
// the terms of the GNU General Public License as published by the Free
17
// Software Foundation; either version 2 or (at your option) any later version.
18
//
19
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
// for more details.
23
//
24
// You should have received a copy of the GNU General Public License along
25
// with eCos; if not, write to the Free Software Foundation, Inc.,
26
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
//
28
// As a special exception, if other files instantiate templates or use macros
29
// or inline functions from this file, or you compile this file and link it
30
// with other works to produce a work based on this file, this file does not
31
// by itself cause the resulting work to be covered by the GNU General Public
32
// License. However the source code for this file must still be made available
33
// in accordance with section (3) of the GNU General Public License.
34
//
35
// This exception does not invalidate any other reasons why a work based on
36
// this file might be covered by the GNU General Public License.
37
//
38
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
// at http://sources.redhat.com/ecos/ecos-license/
40
// -------------------------------------------
41
//####ECOSGPLCOPYRIGHTEND####
42
// ====================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):           hmt
46
// Contributors:        hmt
47
// Date:                1999-02-01
48
// Purpose:             Bootup code, platform oriented.
49
// Description:
50
//
51
//####DESCRIPTIONEND####
52
//
53
// ====================================================================
54
 
55
// External Platform Initial Setup
56
//
57
// This should set up RAM and caches, and calm down any external
58
// interrupt sources.
59
//
60
// It is just plain included in vectors.S
61
//
62
// RAM has not yet been touched at all; in fact all you have is a
63
// register window selected.
64
 
65
 
66
        ! Empty macro for debugging vectors.S
67
        .macro led val
68
        .endm
69
 
70
        ! First of all - before setting up the stack - set
71
        ! the available memory to the full 4Mb;
72
#define MEC_MEMCFG (0x01f80010)
73
        sethi   %hi( MEC_MEMCFG ), %g1
74
        ld      [ %g1 + %lo(MEC_MEMCFG) ], %g2
75
        mov     7, %g3
76
        sll     %g3, 10, %g3    ! Bits 10,11,12 are of interest
77
        andn    %g2, %g3, %g2
78
        mov     4, %g3
79
        sll     %g3, 10, %g3    ! Bits 10,11,12 are of interest
80
        or      %g2, %g3, %g2   ! Shift 256k left 4 times to
81
        st      %g2, [ %g1 + %lo(MEC_MEMCFG) ]
82
                                        ! ...give memsize of 4Mb
83
 
84
        ! then copy the branch instructions into the vector
85
        rd      %tbr, %g1
86
        andn    %g1, 0xfff, %g1         ! clear non-address bits
87
        sethi   %hi(real_vector_instructions), %l0
88
        or      %l0, %lo(real_vector_instructions), %l0
89
        ld      [ %l0 ], %l1
90
        st      %l1, [ %g1 ]            ! into the vector
91
        ld      [ %l0 + 4 ], %l1
92
        st      %l1, [ %g1 + 4 ]        ! into the vector
93
 
94
#endif  /* CYGONCE_HAL_HALBOOT_SI */
95
/* EOF halboot.si */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.