OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [v85x/] [v850/] [v2_0/] [include/] [var_arch.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_VAR_ARCH_H
2
#define CYGONCE_HAL_VAR_ARCH_H
3
 
4
//==========================================================================
5
//
6
//      var_arch.h
7
//
8
//      Architecture specific abstractions
9
//
10
//==========================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//==========================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):    nickg
47
// Contributors: nickg, gthomas
48
// Date:         1999-02-17
49
// Purpose:      Define architecture abstractions
50
// Description:  This file contains any extra or modified definitions for
51
//               this variant of the architecture.
52
// Usage:        #include <cyg/hal/var_arch.h>
53
//              
54
//####DESCRIPTIONEND####
55
//
56
//==========================================================================
57
 
58
#include <cyg/infra/cyg_type.h>
59
 
60
#define CYG_HAL_GDB_REG CYG_WORD32
61
 
62
// Copy a set of registers from a HAL_SavedRegisters structure into a
63
// GDB ordered array.    
64
#define HAL_GET_GDB_REGISTERS( _aregval_ , _regs_ )             \
65
{                                                               \
66
    CYG_HAL_GDB_REG *_regval_ = (CYG_HAL_GDB_REG *)(_aregval_); \
67
    int _i_;                                                    \
68
                                                                \
69
    for( _i_ = 0; _i_ < 32; _i_++ )                             \
70
        _regval_[_i_] = (_regs_)->d[_i_];                       \
71
                                                                \
72
    _regval_[37] = (_regs_)->psw;                               \
73
    _regval_[36] = (_regs_)->cause;                             \
74
    _regval_[64] = (_regs_)->pc;                                \
75
}
76
 
77
// Copy a GDB ordered array into a HAL_SavedRegisters structure.
78
#define HAL_SET_GDB_REGISTERS( _regs_ , _aregval_ )             \
79
{                                                               \
80
    CYG_HAL_GDB_REG *_regval_ = (CYG_HAL_GDB_REG *)(_aregval_); \
81
    int _i_;                                                    \
82
                                                                \
83
    for( _i_ = 0; _i_ < 32; _i_++ )                             \
84
        (_regs_)->d[_i_] = _regval_[_i_];                       \
85
                                                                \
86
    (_regs_)->psw = _regval_[37];                               \
87
    (_regs_)->cause = _regval_[36];                             \
88
    (_regs_)->pc = _regval_[64];                                \
89
}
90
 
91
//--------------------------------------------------------------------------
92
#endif // CYGONCE_HAL_VAR_ARCH_H
93
// End of var_arch.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.