OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [compat/] [uitron/] [current/] [tests/] [test1.c] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp 
//===========================================================================
2 
//
3 
//      test1.c
4 
//
5 
//      uITRON "C" test program one
6 
//
7 
//===========================================================================
8 
// ####ECOSGPLCOPYRIGHTBEGIN####
9 
// -------------------------------------------
10 
// This file is part of eCos, the Embedded Configurable Operating System.
11 
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12 
//
13 
// eCos is free software; you can redistribute it and/or modify it under
14 
// the terms of the GNU General Public License as published by the Free
15 
// Software Foundation; either version 2 or (at your option) any later
16 
// version.
17 
//
18 
// eCos is distributed in the hope that it will be useful, but WITHOUT
19 
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20 
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21 
// for more details.
22 
//
23 
// You should have received a copy of the GNU General Public License
24 
// along with eCos; if not, write to the Free Software Foundation, Inc.,
25 
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26 
//
27 
// As a special exception, if other files instantiate templates or use
28 
// macros or inline functions from this file, or you compile this file
29 
// and link it with other works to produce a work based on this file,
30 
// this file does not by itself cause the resulting work to be covered by
31 
// the GNU General Public License. However the source code for this file
32 
// must still be made available in accordance with section (3) of the GNU
33 
// General Public License v2.
34 
//
35 
// This exception does not invalidate any other reasons why a work based
36 
// on this file might be covered by the GNU General Public License.
37 
// -------------------------------------------
38 
// ####ECOSGPLCOPYRIGHTEND####
39 
//===========================================================================
40 
//#####DESCRIPTIONBEGIN####
41 
//
42 
// Author(s):   hmt
43 
// Contributors:        hmt
44 
// Date:        1998-03-13
45 
// Purpose:     uITRON API testing
46 
// Description:
47 
//
48 
//####DESCRIPTIONEND####
49 
//
50 
//===========================================================================
51 
 
52 
#include <pkgconf/uitron.h>             // uITRON setup CYGNUM_UITRON_SEMAS
53 
                                        // CYGPKG_UITRON et al
54 
#include <cyg/infra/testcase.h>         // testing infrastructure
55 
 
56 
#ifdef CYGPKG_UITRON                    // we DO want the uITRON package
57 
 
58 
#ifdef CYGSEM_KERNEL_SCHED_MLQUEUE      // we DO want prioritized threads
59 
 
60 
#ifdef CYGFUN_KERNEL_THREADS_TIMER      // we DO want timout-able calls
61 
 
62 
#ifdef CYGVAR_KERNEL_COUNTERS_CLOCK     // we DO want the realtime clock
63 
 
64 
// we're OK if it's C++ or neither of those two is defined:
65 
#if defined( __cplusplus ) || \
66 
    (!defined( CYGIMP_UITRON_INLINE_FUNCS ) && \
67 
     !defined( CYGIMP_UITRON_CPP_OUTLINE_FUNCS) )
68 
 
69 
// =================== TEST CONFIGURATION ===================
70 
#if \
71 
    /* test configuration for enough tasks */                      \
72 
    (CYGNUM_UITRON_TASKS >= 4)                                  && \
73 
    (CYGNUM_UITRON_TASKS < 90)                                  && \
74 
    (CYGNUM_UITRON_START_TASKS == 1)                            && \
75 
    ( !defined(CYGPKG_UITRON_TASKS_CREATE_DELETE) ||               \
76 
      CYGNUM_UITRON_TASKS_INITIALLY >= 4             )          && \
77 
                                                                   \
78 
    /* the end of the large #if statement */                       \
79 
    1
80 
 
81 
// ============================ END ============================
82 
 
83 
 
84 
 
85 
#include <cyg/compat/uitron/uit_func.h> // uITRON
86 
 
87 
externC void
88 
cyg_package_start( void )
89 
{
90 
    CYG_TEST_INIT();
91 
    CYG_TEST_INFO( "Calling cyg_uitron_start()" );
92 
    cyg_uitron_start();
93 
}
94 
 
95 
volatile int intercom = 0;
96 
volatile int intercount = 0;
97 
INT scratch = 0;
98 
 
99 
#ifndef CYGSEM_KERNEL_SCHED_TIMESLICE
100 
#define TIMESLICEMSG "Assuming no kernel timeslicing"
101 
#define TSGO()          (1)
102 
#define TSRELEASE()     CYG_EMPTY_STATEMENT
103 
#define TSSTOP()        CYG_EMPTY_STATEMENT
104 
#define TSLOCK()        CYG_EMPTY_STATEMENT
105 
#define TSUNLOCK()      CYG_EMPTY_STATEMENT
106 
#define ICWAIT( _i_ )   CYG_EMPTY_STATEMENT
107 
 
108 
#else
109 
// Now follow some nasty bodges to control the scheduling when basically it
110 
// isn't controlled ie. timeslicing is on.  It's bodgy because we're
111 
// testing normal synchronization methods, so we shouldn't rely on them for
112 
// comms between threads here.  Instead there's a mixture of communicating
113 
// via a flag (ts_interlock) which stops the "controlled" thread running
114 
// away, and waiting for the controlled thread to run enough for us.
115 
//
116 
// Tasks 3 and 4 are waited for by the control task: task 3 locks the
117 
// scheduler so is immediately descheduled when it unlocks it, task 4 does
118 
// waiting-type operations, so we must give it chance to run by yielding a
119 
// few times ourselves.  Note the plain constant in ICWAIT() below.
120 
 
121 
#define TIMESLICEMSG "Assuming kernel timeslicing ENABLED"
122 
volatile int ts_interlock = 0;
123 
#define TSGO()          (ts_interlock)
124 
#define TSRELEASE()     ts_interlock = 1
125 
#define TSSTOP()        ts_interlock = 0
126 
 
127 
#define TSLOCK()        CYG_MACRO_START                                 \
128 
    ER ercd2 = dis_dsp();                                               \
129 
    CYG_TEST_CHECK( E_OK == ercd2, "dis_dsp (TSLOCK) bad ercd2" );      \
130 
CYG_MACRO_END
131 
 
132 
#define TSUNLOCK()      CYG_MACRO_START                                 \
133 
    ER ercd3 = ena_dsp();                                               \
134 
    CYG_TEST_CHECK( E_OK == ercd3, "ena_dsp (TSUNLOCK) bad ercd3" );    \
135 
CYG_MACRO_END
136 
 
137 
#define ICWAIT( _i_ )   CYG_MACRO_START                                 \
138 
    int loops;                                                          \
139 
    for ( loops = 3; (0 < loops) || ((_i_) > intercount); loops-- ) {   \
140 
        ER ercd4 = rot_rdq( 0 ); /* yield */                            \
141 
        CYG_TEST_CHECK( E_OK == ercd4, "rot_rdq (ICWAIT) bad ercd4" );  \
142 
    }                                                                   \
143 
CYG_MACRO_END
144 
#endif // CYGSEM_KERNEL_SCHED_TIMESLICE
145 
 
146 
/*
147 
#define IC() \
148 
CYG_MACRO_START \
149 
  static char *msgs[] = { "ZERO", "ONE", "TWO", "THREE", "FOUR", "LOTS" }; \
150 
  CYG_TEST_INFO( msgs[ intercount > 5 ? 5 : intercount ] ); \
151 
CYG_MACRO_END
152 
*/
153 
 
154 
// #define CYG_TEST_UITRON_TEST1_LOOPING 1
155 
 
156 
void task1( unsigned int arg )
157 
{
158 
    ER ercd;
159 
    T_RTSK ref_tskd;
160 
 
161 
#ifdef CYG_TEST_UITRON_TEST1_LOOPING
162 
    while ( 1 ) {
163 
#endif // CYG_TEST_UITRON_TEST1_LOOPING
164 
 
165 
    CYG_TEST_INFO( "Task 1 running" );
166 
    CYG_TEST_INFO( TIMESLICEMSG );
167 
 
168 
    intercom = 0;
169 
    intercount = 0;
170 
 
171 
    CYG_TEST_INFO( "Testing get_tid and ref_tsk" );
172 
    ercd = get_tid( &scratch );
173 
    CYG_TEST_CHECK( E_OK == ercd, "get_tid bad ercd" );
174 
    CYG_TEST_CHECK( 1 == scratch, "tid not 1" );
175 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
176 
#ifndef CYGSEM_UITRON_PARAMS_NULL_IS_GOOD_PTR
177 
    ercd = get_tid( NULL );
178 
    CYG_TEST_CHECK( E_PAR == ercd, "get_tid bad ercd !E_PAR" );
179 
#endif
180 
    ercd = get_tid( NADR );
181 
    CYG_TEST_CHECK( E_PAR == ercd, "get_tid bad ercd !E_PAR" );
182 
    ercd = ref_tsk( &ref_tskd, -6 );
183 
    CYG_TEST_CHECK( E_ID == ercd, "ref_tsk bad ercd !E_ID" );
184 
    ercd = ref_tsk( &ref_tskd, 99 );
185 
    CYG_TEST_CHECK( E_ID == ercd, "ref_tsk bad ercd !E_ID" );
186 
#ifndef CYGSEM_UITRON_PARAMS_NULL_IS_GOOD_PTR
187 
    ercd = ref_tsk( NULL, 1 );
188 
    CYG_TEST_CHECK( E_PAR == ercd, "ref_tsk bad ercd !E_PAR" );
189 
#endif
190 
    ercd = ref_tsk( NADR, 1 );
191 
    CYG_TEST_CHECK( E_PAR == ercd, "ref_tsk bad ercd !E_PAR" );
192 
#endif // we can test bad param error returns
193 
    ercd = ref_tsk( &ref_tskd, 1 );
194 
    CYG_TEST_CHECK( E_OK == ercd, "ref_tsk bad ercd" );
195 
    CYG_TEST_CHECK( TTS_RUN == ref_tskd.tskstat, "Bad task status 1" );
196 
    ercd = ref_tsk( &ref_tskd, 0 );
197 
    CYG_TEST_CHECK( E_OK == ercd, "ref_tsk bad ercd" );
198 
    CYG_TEST_CHECK( TTS_RUN == ref_tskd.tskstat, "Bad task status 0" );
199 
    ercd = ref_tsk( &ref_tskd, 2 );
200 
    CYG_TEST_CHECK( E_OK == ercd, "ref_tsk bad ercd" );
201 
    CYG_TEST_CHECK( TTS_DMT == ref_tskd.tskstat, "Bad task status 2" );
202 
    CYG_TEST_CHECK( 2 == ref_tskd.tskpri, "Bad task prio 2" );
203 
 
204 
    ercd = rsm_tsk( 2 );
205 
    CYG_TEST_CHECK( E_OBJ == ercd, "rsm_tsk DMT bad ercd !E_OBJ" );
206 
    ercd = frsm_tsk( 2 );
207 
    CYG_TEST_CHECK( E_OBJ == ercd, "frsm_tsk DMT bad ercd !E_OBJ" );
208 
    ercd = rel_wai( 2 );
209 
    CYG_TEST_CHECK( E_OBJ == ercd, "rel_wai DMT bad ercd !E_OBJ" );
210 
    ercd = sus_tsk( 2 );
211 
    CYG_TEST_CHECK( E_OBJ == ercd, "sus_tsk DMT bad ercd !E_OBJ" );
212 
    ercd = wup_tsk( 2 );
213 
    CYG_TEST_CHECK( E_OBJ == ercd, "wup_tsk DMT bad ercd !E_OBJ" );
214 
    ercd = can_wup( &scratch, 2 );
215 
    CYG_TEST_CHECK( E_OBJ == ercd, "can_wup DMT bad ercd !E_OBJ" );
216 
 
217 
    CYG_TEST_PASS( "get_tid, ref_tsk" );
218 
 
219 
    CYG_TEST_INFO( "Testing prio change and start task" );
220 
    ercd = sta_tsk( 2, 99 );
221 
    CYG_TEST_CHECK( E_OK == ercd, "sta_tsk bad ercd" );
222 
 
223 
    // drop pri of task 2
224 
    ercd = chg_pri( 2, 4 );
225 
    CYG_TEST_CHECK( E_OK == ercd, "chg_pri bad ercd" );
226 
    ercd = ref_tsk( &ref_tskd, 2 );
227 
    CYG_TEST_CHECK( E_OK == ercd, "ref_tsk bad ercd" );
228 
    CYG_TEST_CHECK( TTS_RDY == ref_tskd.tskstat, "Bad task status 2" );
229 
    CYG_TEST_CHECK( 4 == ref_tskd.tskpri, "Bad task prio 2" );
230 
 
231 
    // drop our pri below task 2
232 
    ercd = chg_pri( 0, 5 );
233 
    CYG_TEST_CHECK( E_OK == ercd, "chg_pri bad ercd" );
234 
 
235 
    ercd = ref_tsk( &ref_tskd, 1 );
236 
    CYG_TEST_CHECK( E_OK == ercd, "ref_tsk bad ercd" );
237 
    CYG_TEST_CHECK( 5 == ref_tskd.tskpri, "Bad task prio 1" );
238 
    ercd = ref_tsk( &ref_tskd, 0 );
239 
    CYG_TEST_CHECK( E_OK == ercd, "ref_tsk bad ercd" );
240 
    CYG_TEST_CHECK( 5 == ref_tskd.tskpri, "Bad task prio 0" );
241 
    ercd = ref_tsk( &ref_tskd, 2 );
242 
    CYG_TEST_CHECK( E_OK == ercd, "ref_tsk bad ercd" );
243 
    // it will have run to completion and regained its original prio
244 
    CYG_TEST_CHECK( 2 == ref_tskd.tskpri, "Bad task prio 2" );
245 
    CYG_TEST_CHECK( TTS_DMT == ref_tskd.tskstat, "Bad task status 2" );
246 
 
247 
    // retest these now that the task has executed once
248 
    ercd = rsm_tsk( 2 );
249 
    CYG_TEST_CHECK( E_OBJ == ercd, "rsm_tsk DMT bad ercd !E_OBJ" );
250 
    ercd = frsm_tsk( 2 );
251 
    CYG_TEST_CHECK( E_OBJ == ercd, "frsm_tsk DMT bad ercd !E_OBJ" );
252 
    ercd = rel_wai( 2 );
253 
    CYG_TEST_CHECK( E_OBJ == ercd, "rel_wai DMT bad ercd !E_OBJ" );
254 
    ercd = sus_tsk( 2 );
255 
    CYG_TEST_CHECK( E_OBJ == ercd, "sus_tsk DMT bad ercd !E_OBJ" );
256 
    ercd = wup_tsk( 2 );
257 
    CYG_TEST_CHECK( E_OBJ == ercd, "wup_tsk DMT bad ercd !E_OBJ" );
258 
    ercd = can_wup( &scratch, 2 );
259 
    CYG_TEST_CHECK( E_OBJ == ercd, "can_wup DMT bad ercd !E_OBJ" );
260 
 
261 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
262 
    ercd = chg_pri( -6, 9 );
263 
    CYG_TEST_CHECK( E_ID == ercd, "chg_pri bad ercd !E_ID" );
264 
    ercd = chg_pri( 99, 9 );
265 
    CYG_TEST_CHECK( E_ID == ercd, "chg_pri bad ercd !E_ID" );
266 
    ercd = sta_tsk( -6, 99 );
267 
    CYG_TEST_CHECK( E_ID == ercd, "sta_tsk bad ercd !E_ID" );
268 
    ercd = sta_tsk( 99, 99 );
269 
    CYG_TEST_CHECK( E_ID == ercd, "sta_tsk bad ercd !E_ID" );
270 
#endif // we can test bad param error returns
271 
 
272 
    CYG_TEST_PASS( "sta_tsk, chg_pri" );
273 
 
274 
    CYG_TEST_INFO( "Testing delay and dispatch disabling" );
275 
    ercd = dly_tsk( 10 );
276 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
277 
    ercd = ena_dsp();
278 
    CYG_TEST_CHECK( E_OK == ercd, "ena_dsp bad ercd" );
279 
    ercd = dly_tsk( 10 );
280 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
281 
    ercd = dis_dsp();
282 
    CYG_TEST_CHECK( E_OK == ercd, "dis_dsp bad ercd" );
283 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
284 
    ercd = dly_tsk( 10 );
285 
    CYG_TEST_CHECK( E_CTX == ercd, "dly_tsk bad ercd !E_CTX" );
286 
    ercd = dis_dsp();
287 
    CYG_TEST_CHECK( E_OK == ercd, "dis_dsp bad ercd" );
288 
    ercd = dly_tsk( 10 );
289 
    CYG_TEST_CHECK( E_CTX == ercd, "dly_tsk bad ercd !E_CTX" );
290 
#endif // we can test bad param error returns
291 
    ercd = ena_dsp();
292 
    CYG_TEST_CHECK( E_OK == ercd, "ena_dsp bad ercd" );
293 
    ercd = dly_tsk( 10 );
294 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
295 
    ercd = ena_dsp();
296 
    CYG_TEST_CHECK( E_OK == ercd, "ena_dsp bad ercd" );
297 
    ercd = dly_tsk( 10 );
298 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
299 
 
300 
    CYG_TEST_PASS( "dly_tsk, ena_dsp, dis_dsp" );
301 
 
302 
    CYG_TEST_INFO( "Testing ready queue manipulation" );
303 
    ercd = rot_rdq( 0 );
304 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
305 
    ercd = rot_rdq( 4 );
306 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
307 
    ercd = rot_rdq( 5 );
308 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
309 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
310 
    ercd = rot_rdq( -6 );
311 
    CYG_TEST_CHECK( E_PAR == ercd, "rot_rdq bad ercd !E_PAR" );
312 
    ercd = rot_rdq( 99 );
313 
    CYG_TEST_CHECK( E_PAR == ercd, "rot_rdq bad ercd !E_PAR" );
314 
#endif // we can test bad param error returns
315 
 
316 
    CYG_TEST_PASS( "rot_rdq" );
317 
 
318 
    CYG_TEST_INFO( "Testing suspend/resume" );
319 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
320 
    ercd = sus_tsk( -6 );
321 
    CYG_TEST_CHECK( E_ID == ercd, "sus_tsk bad ercd !E_ID" );
322 
    ercd = sus_tsk( 99 );
323 
    CYG_TEST_CHECK( E_ID == ercd, "sus_tsk bad ercd !E_ID" );
324 
    ercd = rsm_tsk( -6 );
325 
    CYG_TEST_CHECK( E_ID == ercd, "rsm_tsk bad ercd !E_ID" );
326 
    ercd = rsm_tsk( 99 );
327 
    CYG_TEST_CHECK( E_ID == ercd, "rsm_tsk bad ercd !E_ID" );
328 
    ercd = frsm_tsk( -6 );
329 
    CYG_TEST_CHECK( E_ID == ercd, "frsm_tsk bad ercd !E_ID" );
330 
    ercd = frsm_tsk( 99 );
331 
    CYG_TEST_CHECK( E_ID == ercd, "frsm_tsk bad ercd !E_ID" );
332 
#endif // we can test bad param error returns
333 
    // drop task 3 pri to same as us
334 
    CYG_TEST_CHECK( 0 == intercount, "intercount != 0" );
335 
 
336 
    intercom = 3;                       // tell T3 to loop
337 
    TSRELEASE();
338 
    ercd = dis_dsp();
339 
    CYG_TEST_CHECK( E_OK == ercd, "dis_dsp bad ercd" );
340 
    ercd = sta_tsk( 3, 66 );
341 
    CYG_TEST_CHECK( E_OK == ercd, "sta_tsk bad ercd" );
342 
    ercd = chg_pri( 3, 5 );
343 
    CYG_TEST_CHECK( E_OK == ercd, "chg_pri bad ercd" );
344 
    ercd = ena_dsp();
345 
    CYG_TEST_CHECK( E_OK == ercd, "ena_dsp bad ercd" );
346 
 
347 
    ercd = rot_rdq( 0 );
348 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
349 
    ICWAIT( 1 );
350 
    CYG_TEST_CHECK( 1 == intercount, "intercount != 1" );
351 
    ercd = sus_tsk( 3 );
352 
    TSRELEASE();
353 
    CYG_TEST_CHECK( E_OK == ercd, "sus_tsk bad ercd" );
354 
    intercom = 0;                       // bad data to T3
355 
    ercd = rot_rdq( 0 );
356 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
357 
    CYG_TEST_CHECK( 1 == intercount, "intercount != 1" );
358 
    intercom = 3;                       // tell T3 to loop
359 
    TSRELEASE();
360 
    ercd = rsm_tsk( 3 );
361 
    CYG_TEST_CHECK( E_OK == ercd, "rsm_tsk bad ercd" );
362 
    ercd = rot_rdq( 0 );
363 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
364 
    ICWAIT( 2 );
365 
    CYG_TEST_CHECK( 2 == intercount, "intercount != 2" );
366 
 
367 
    CYG_TEST_INFO( "Command task 3 inner loop stop" );
368 
    intercom = 2 + 4;
369 
    TSRELEASE();
370 
    ercd = rot_rdq( 0 );
371 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
372 
    CYG_TEST_CHECK( 2 == intercount, "intercount != 2" );
373 
 
374 
    ercd = sus_tsk( 3 );
375 
    CYG_TEST_CHECK( E_OK == ercd, "sus_tsk bad ercd" );
376 
    intercom = 0;                       // bad data to T3
377 
    TSRELEASE();
378 
    ercd = rot_rdq( 0 );
379 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
380 
    ercd = sus_tsk( 3 );                // suspend AGAIN
381 
    CYG_TEST_CHECK( E_OK == ercd, "sus_tsk bad ercd" );
382 
    ercd = sus_tsk( 3 );                //     AND AGAIN
383 
    CYG_TEST_CHECK( E_OK == ercd, "sus_tsk bad ercd" );
384 
    TSRELEASE();
385 
    ercd = rot_rdq( 0 );
386 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
387 
    CYG_TEST_CHECK( 2 == intercount, "intercount != 2" );
388 
    ercd = rsm_tsk( 3 );
389 
    CYG_TEST_CHECK( E_OK == ercd, "rsm_tsk bad ercd" );
390 
    ercd = rsm_tsk( 3 );
391 
    CYG_TEST_CHECK( E_OK == ercd, "rsm_tsk bad ercd" );
392 
    TSRELEASE();
393 
    ercd = rot_rdq( 0 );
394 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
395 
    CYG_TEST_CHECK( 2 == intercount, "intercount != 2" );
396 
    intercom = 3;                       // tell T3 to loop
397 
    TSRELEASE();
398 
    ercd = rsm_tsk( 3 );                // expect restart this time
399 
    CYG_TEST_CHECK( E_OK == ercd, "rsm_tsk bad ercd" );
400 
    ercd = rot_rdq( 0 );
401 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
402 
    ICWAIT( 3 );
403 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
404 
 
405 
    CYG_TEST_INFO( "Command task 3 inner loop stop 2" );
406 
    intercom = 2 + 4;
407 
    TSRELEASE();
408 
    ercd = rot_rdq( 0 );
409 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
410 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
411 
 
412 
    ercd = sus_tsk( 3 );
413 
    CYG_TEST_CHECK( E_OK == ercd, "sus_tsk bad ercd" );
414 
    intercom = 0;                       // bad data to T3
415 
    TSRELEASE();
416 
    ercd = rot_rdq( 0 );
417 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
418 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
419 
    ercd = sus_tsk( 3 );                // suspend AGAIN
420 
    CYG_TEST_CHECK( E_OK == ercd, "sus_tsk bad ercd" );
421 
    ercd = sus_tsk( 3 );                //     AND AGAIN
422 
    CYG_TEST_CHECK( E_OK == ercd, "sus_tsk bad ercd" );
423 
    TSRELEASE();
424 
    ercd = rot_rdq( 0 );
425 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
426 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
427 
    intercom = 3;                       // tell T3 to loop
428 
    TSRELEASE();
429 
    ercd = frsm_tsk( 3 );               // expect restart this time
430 
    CYG_TEST_CHECK( E_OK == ercd, "frsm_tsk bad ercd" );
431 
    ercd = rot_rdq( 0 );
432 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
433 
    ICWAIT( 4 );
434 
    CYG_TEST_CHECK( 4 == intercount, "intercount != 4" );
435 
 
436 
    TSRELEASE();
437 
    ercd = rsm_tsk( 3 );               // try it again
438 
    CYG_TEST_CHECK( E_OBJ == ercd, "rsm_tsk bad ercd !E_OBJ" );
439 
    ercd = rot_rdq( 0 );
440 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
441 
    ICWAIT( 5 );
442 
    CYG_TEST_CHECK( 5 == intercount, "intercount != 5" );
443 
 
444 
    TSRELEASE();
445 
    ercd = frsm_tsk( 3 );               // try it again
446 
    CYG_TEST_CHECK( E_OBJ == ercd, "frsm_tsk bad ercd !E_OBJ" );
447 
    ercd = rot_rdq( 0 );
448 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
449 
    ICWAIT( 6 );
450 
    CYG_TEST_CHECK( 6 == intercount, "intercount != 6" );
451 
 
452 
    CYG_TEST_INFO( "Command task 3 all loops stop" );
453 
    intercom = 4 + 8;
454 
    TSRELEASE();
455 
    ercd = rot_rdq( 0 );
456 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
457 
    TSRELEASE();
458 
    ercd = rot_rdq( 0 );
459 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
460 
    CYG_TEST_CHECK( 6 == intercount, "intercount != 6" );
461 
 
462 
    intercom = intercount = 0;
463 
 
464 
    CYG_TEST_PASS( "sus_tsk, rsm_tsk, frsm_tsk" );
465 
 
466 
    CYG_TEST_INFO( "Testing sleep/wakeup stuff" );
467 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
468 
    ercd = wup_tsk( -6 );
469 
    CYG_TEST_CHECK( E_ID == ercd, "wup_tsk bad ercd !E_ID" );
470 
    ercd = wup_tsk( 99 );
471 
    CYG_TEST_CHECK( E_ID == ercd, "wup_tsk bad ercd !E_ID" );
472 
    ercd = can_wup( &scratch, -6 );
473 
    CYG_TEST_CHECK( E_ID == ercd, "can_wup bad ercd !E_ID" );
474 
    ercd = can_wup( &scratch, 99 );
475 
    CYG_TEST_CHECK( E_ID == ercd, "can_wup bad ercd !E_ID" );
476 
#ifndef CYGSEM_UITRON_PARAMS_NULL_IS_GOOD_PTR
477 
    ercd = can_wup( NULL, 2 );
478 
    CYG_TEST_CHECK( E_PAR == ercd, "can_wup bad ercd !E_PAR" );
479 
#endif
480 
    ercd = can_wup( NADR, 2 );
481 
    CYG_TEST_CHECK( E_PAR == ercd, "can_wup bad ercd !E_PAR" );
482 
 
483 
    ercd = wup_tsk( 0 );                // not ourself
484 
    CYG_TEST_CHECK( E_ID == ercd, "wup_tsk bad ercd !E_ID" );
485 
    ercd = wup_tsk( 1 );                // ourself
486 
    CYG_TEST_CHECK( E_OBJ == ercd, "wup_tsk bad ercd !E_OBJ" );
487 
#endif // we can test bad param error returns
488 
 
489 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
490 
    ercd = tslp_tsk( -6 );
491 
    CYG_TEST_CHECK( E_PAR == ercd, "tslp_tsk bad ercd !E_PAR" );
492 
#endif // we can test bad param error returns
493 
    ercd = tslp_tsk( TMO_POL );
494 
    CYG_TEST_CHECK( E_TMOUT == ercd, "tslp_tsk bad ercd !E_TMOUT" );
495 
    ercd = tslp_tsk( 5 );
496 
    CYG_TEST_CHECK( E_TMOUT == ercd, "tslp_tsk bad ercd !E_TMOUT" );
497 
#ifdef CYGSEM_UITRON_BAD_PARAMS_RETURN_ERRORS
498 
    ercd = dis_dsp();
499 
    CYG_TEST_CHECK( E_OK == ercd, "dis_dsp bad ercd" );
500 
    ercd = tslp_tsk( TMO_FEVR );
501 
    CYG_TEST_CHECK( E_CTX == ercd, "tslp_tsk bad ercd !E_CTX" );
502 
     ercd = tslp_tsk( TMO_POL );
503 
    CYG_TEST_CHECK( E_CTX == ercd, "tslp_tsk bad ercd !E_CTX" );
504 
    ercd = tslp_tsk( 5 );
505 
    CYG_TEST_CHECK( E_CTX == ercd, "tslp_tsk bad ercd !E_CTX" );
506 
    ercd = ena_dsp();
507 
    CYG_TEST_CHECK( E_OK == ercd, "ena_dsp bad ercd" );
508 
    ercd = tslp_tsk( -6 );
509 
    CYG_TEST_CHECK( E_PAR == ercd, "tslp_tsk bad ercd !E_PAR" );
510 
#endif // we can test bad param error returns
511 
    ercd = tslp_tsk( TMO_POL );
512 
    CYG_TEST_CHECK( E_TMOUT == ercd, "tslp_tsk bad ercd !E_TMOUT" );
513 
    ercd = tslp_tsk( 5 );
514 
    CYG_TEST_CHECK( E_TMOUT == ercd, "tslp_tsk bad ercd !E_TMOUT" );
515 
 
516 
    // drop task 4 pri to same as us
517 
    intercount = 0;
518 
    intercom = 1;                       // test plain slp_tsk
519 
    TSRELEASE();
520 
    ercd = chg_pri( 4, 5 );
521 
    CYG_TEST_CHECK( E_OBJ == ercd, "chg_pri bad ercd" );
522 
 
523 
    ercd = dis_dsp();
524 
    CYG_TEST_CHECK( E_OK == ercd, "dis_dsp bad ercd" );
525 
    ercd = sta_tsk( 4, 77 );
526 
    CYG_TEST_CHECK( E_OK == ercd, "sta_tsk bad ercd" );
527 
    ercd = chg_pri( 4, 5 );
528 
    CYG_TEST_CHECK( E_OK == ercd, "chg_pri bad ercd" );
529 
    ercd = ena_dsp();
530 
    CYG_TEST_CHECK( E_OK == ercd, "ena_dsp bad ercd" );
531 
 
532 
    ercd = wup_tsk( 4 );
533 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
534 
    ercd = rot_rdq( 0 );
535 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
536 
    ICWAIT( 1 );
537 
    CYG_TEST_CHECK( 1 == intercount, "intercount != 1" );
538 
    intercom = 2;                       // test tslp_tsk
539 
    TSRELEASE();
540 
    ercd = wup_tsk( 4 );
541 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
542 
    ercd = rot_rdq( 0 );
543 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
544 
    ICWAIT( 2 );
545 
    CYG_TEST_CHECK( 2 == intercount, "intercount != 2" );
546 
    intercom = 3;                       // test tslp_tsk
547 
    TSRELEASE();
548 
    ercd = rot_rdq( 0 );
549 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
550 
    CYG_TEST_CHECK( 2 == intercount, "intercount != 2" );
551 
    intercom = 1;                       // test slp_tsk next...
552 
    ercd = dly_tsk( 20 );               // without a wup
553 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
554 
    ICWAIT( 3 );
555 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
556 
 
557 
    intercom = 1;                       // ...test slp_tsk
558 
    TSRELEASE();
559 
    ercd = dly_tsk( 20 );               // without a wup (yet)
560 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
561 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
562 
    TSRELEASE();
563 
    ercd = tslp_tsk( 20 );              // yield again
564 
    CYG_TEST_CHECK( E_TMOUT == ercd, "tslp_tsk bad ercd !E_TMOUT" );
565 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
566 
    TSRELEASE();
567 
    ercd = rot_rdq( 0 );                // and again
568 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
569 
    CYG_TEST_CHECK( 3 == intercount, "intercount != 3" );
570 
    TSRELEASE();
571 
    ercd = wup_tsk( 4 );                // now issue a wup
572 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
573 
    ercd = rot_rdq( 0 );                // and yield
574 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
575 
    ICWAIT( 4 );
576 
    CYG_TEST_CHECK( 4 == intercount, "intercount != 4" );
577 
 
578 
    intercom = 1;                       // test slp_tsk
579 
    TSRELEASE();
580 
    ercd = dly_tsk( 20 );               // without a wup (yet)
581 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
582 
    CYG_TEST_CHECK( 4 == intercount, "intercount != 4" );
583 
 
584 
    // this wup will restart it when we yield:
585 
    TSLOCK();
586 
    ercd = wup_tsk( 4 );                // now issue a wup
587 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
588 
    // these will count up:
589 
    ercd = wup_tsk( 4 );                // now issue a wup
590 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
591 
    ercd = wup_tsk( 4 );                // now issue a wup
592 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
593 
    scratch = -1;
594 
    ercd = can_wup( &scratch, 4 );
595 
    CYG_TEST_CHECK( E_OK == ercd, "can_wup bad ercd" );
596 
    CYG_TEST_CHECK( 2 == scratch, "Cancelled wups not 2" );
597 
    CYG_TEST_CHECK( 4 == intercount, "intercount != 4" );
598 
    TSUNLOCK();
599 
 
600 
    intercom = 4;                       // do nothing
601 
    TSRELEASE();
602 
    ercd = rot_rdq( 0 );                // and yield
603 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
604 
    ICWAIT( 5 );
605 
    CYG_TEST_CHECK( 5 == intercount, "intercount != 5" );
606 
    TSRELEASE();
607 
    ercd = dly_tsk( 20 );               // let it do nothing
608 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
609 
 
610 
    TSRELEASE();
611 
    ercd = wup_tsk( 4 );                // now issue a wup
612 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
613 
    TSRELEASE();
614 
    ercd = wup_tsk( 4 );                // now issue a wup
615 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
616 
    TSRELEASE();
617 
    ercd = wup_tsk( 4 );                // now issue a wup
618 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
619 
    TSRELEASE();
620 
    ercd = dly_tsk( 20 );               // lots of wups but no sleep
621 
    CYG_TEST_CHECK( E_OK == ercd, "dly_tsk bad ercd" );
622 
    CYG_TEST_CHECK( 5 == intercount, "intercount != 5" );
623 
    scratch = -1;
624 
    ercd = can_wup( &scratch, 4 );
625 
    CYG_TEST_CHECK( E_OK == ercd, "can_wup bad ercd" );
626 
    CYG_TEST_CHECK( 3 == scratch, "Cancelled wups not 3" );
627 
    // now check that they are cancelled by doing a wait again
628 
    intercom = 1;                       // test slp_tsk
629 
    TSRELEASE();
630 
    ercd = rot_rdq( 0 );                // still without a wup
631 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
632 
    TSRELEASE();
633 
    ercd = rot_rdq( 0 );                // still without a wup
634 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
635 
    intercom = 4;                       // do nothing next
636 
    TSRELEASE();
637 
    ICWAIT( 6 );
638 
    CYG_TEST_CHECK( 6 == intercount, "intercount != 6" );
639 
    ercd = rot_rdq( 0 );                // still without a wup
640 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
641 
    CYG_TEST_CHECK( 6 == intercount, "intercount != 6" );
642 
    TSRELEASE();
643 
    ercd = wup_tsk( 4 );                // now issue a wup
644 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
645 
    ercd = rot_rdq( 0 );                // it will run now
646 
    CYG_TEST_CHECK( E_OK == ercd, "wup_tsk bad ercd" );
647 
    TSRELEASE();
648 
    ercd = rot_rdq( 0 );                // it will run now
649 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
650 
    ICWAIT( 7 );
651 
    CYG_TEST_CHECK( 7 == intercount, "intercount != 7" );
652 
 
653 
    TSRELEASE();
654 
    intercom = 99;                      // exit, all done
655 
    ercd = rot_rdq( 0 );                // let it run
656 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
657 
    ICWAIT( 8 );
658 
    CYG_TEST_CHECK( 8 == intercount, "intercount != 8" );
659 
 
660 
    TSRELEASE();
661 
    ercd = rot_rdq( 0 );                // let it run
662 
    CYG_TEST_CHECK( E_OK == ercd, "rot_rdq bad ercd" );
663 
    CYG_TEST_CHECK( 8 == intercount, "intercount != 8" );
664 
 
665 
    CYG_TEST_PASS( "wup_tsk, can_wup, slp_tsk, tslp_tsk" );
666 
 
667 
#ifdef CYG_TEST_UITRON_TEST1_LOOPING
668 
    chg_pri( 1, 1 );
669 
    rot_rdq( 0 );
670 
    ter_tsk( 2 );
671 
    rot_rdq( 0 );
672 
    ter_tsk( 3 );
673 
    rot_rdq( 0 );
674 
    ter_tsk( 4 );
675 
    rot_rdq( 0 );
676 
    }
677 
#endif // CYG_TEST_UITRON_TEST1_LOOPING
678 
 
679 
    CYG_TEST_EXIT( "All done" );
680 
    ext_tsk();
681 
}
682 
 
683 
 
684 
 
685 
void task2( unsigned int arg )
686 
{
687 
    ER ercd;
688 
    CYG_TEST_PASS( "Task 2 running" );
689 
    ercd = get_tid( &scratch );
690 
    CYG_TEST_CHECK( E_OK == ercd, "get_tid bad ercd" );
691 
    CYG_TEST_CHECK( 2 == scratch, "tid not 2" );
692 
    if ( 99 != arg )
693 
        CYG_TEST_FAIL( "Task 2 arg not 99" );
694 
    ext_tsk();
695 
    CYG_TEST_FAIL( "Task 2 failed to exit" );
696 
}
697 
 
698 
void task3( unsigned int arg )
699 
{
700 
    ER ercd;
701 
    TSLOCK();
702 
    CYG_TEST_PASS("Task3 running");
703 
    ercd = get_tid( &scratch );
704 
    CYG_TEST_CHECK( E_OK == ercd, "get_tid bad ercd" );
705 
    CYG_TEST_CHECK( 3 == scratch, "tid not 3" );
706 
    if ( 66 != arg )
707 
        CYG_TEST_FAIL( "Task 3 arg not 66" );
708 
 
709 
    while ( 2 & intercom ) {
710 
        while ( 1 & intercom ) {
711 
            intercount++;
712 
            TSSTOP();
713 
            do {
714 
                TSUNLOCK();
715 
                ercd = rot_rdq( 0 );        // yield()
716 
                TSLOCK();
717 
                CYG_TEST_CHECK( E_OK == ercd, "rot_rdq 1 (task3) bad ercd" );
718 
            } while ( !TSGO() );
719 
        }
720 
        CYG_TEST_CHECK( 4 & intercom, "should not have got here yet 1" );
721 
        TSSTOP();
722 
        do {
723 
            TSUNLOCK();
724 
            ercd = rot_rdq( 0 );            // yield()
725 
            TSLOCK();
726 
            CYG_TEST_CHECK( E_OK == ercd, "rot_rdq 2 (task3) bad ercd" );
727 
        } while ( !TSGO() );
728 
    }
729 
    CYG_TEST_CHECK( 8 & intercom, "should not have got here yet 2" );
730 
 
731 
    TSUNLOCK();
732 
    ext_tsk();
733 
    CYG_TEST_FAIL( "Task 3 failed to exit" );
734 
}
735 
 
736 
void task4( unsigned int arg )
737 
{
738 
    ER ercd;
739 
    CYG_TEST_PASS("Task4 running");
740 
    ercd = get_tid( &scratch );
741 
    CYG_TEST_CHECK( E_OK == ercd, "get_tid bad ercd" );
742 
    CYG_TEST_CHECK( 4 == scratch, "tid not 4" );
743 
    if ( 77 != arg )
744 
        CYG_TEST_FAIL( "Task 4 arg not 77" );
745 
    while ( 1 ) {
746 
        switch ( intercom ) {
747 
        case 1:
748 
            ercd = slp_tsk();
749 
            CYG_TEST_CHECK( E_OK == ercd, "slp_tsk (task4) bad ercd" );
750 
            break;
751 
        case 2:
752 
            ercd = tslp_tsk( 10 );
753 
            CYG_TEST_CHECK( E_OK == ercd, "slp_tsk (task4) bad ercd" );
754 
            break;
755 
        case 3:
756 
            ercd = tslp_tsk( 10 );
757 
            CYG_TEST_CHECK( E_TMOUT == ercd,
758 
                            "slp_tsk (task4) bad ercd !E_TMOUT" );
759 
            break;
760 
        case 4:
761 
            // busily do nothing
762 
            while ( 4 == intercom ) {
763 
                ercd = rot_rdq( 0 );
764 
                CYG_TEST_CHECK( E_OK == ercd,
765 
                                "rot_rdq (task4 idle) bad ercd" );
766 
            }
767 
            break;
768 
        case 99:
769 
            goto out;
770 
        default:
771 
            CYG_TEST_FAIL( "Task 4 bad intercom" );
772 
            goto out;
773 
        }
774 
        intercount++;
775 
        TSSTOP();
776 
        do {
777 
            ercd = rot_rdq( 0 );            // yield()
778 
            CYG_TEST_CHECK( E_OK == ercd, "rot_rdq (task4) bad ercd" );
779 
        } while ( !TSGO() );
780 
    }
781 
out:
782 
    ext_tsk();
783 
    CYG_TEST_FAIL( "Task 4 failed to exit" );
784 
}
785 
 
786 
#else // not enough (or too many) uITRON objects configured in
787 
#define N_A_MSG "not enough uITRON objects to run test"
788 
#endif // not enough (or too many) uITRON objects configured in
789 
#else  // not C++ and some C++ specific options enabled
790 
#define N_A_MSG "C++ specific options selected but this is C"
791 
#endif  // not C++ and some C++ specific options enabled
792 
#else // ! CYGVAR_KERNEL_COUNTERS_CLOCK   - can't test without it
793 
#define N_A_MSG "no CYGVAR_KERNEL_COUNTERS_CLOCK"
794 
#endif // ! CYGVAR_KERNEL_COUNTERS_CLOCK  - can't test without it
795 
#else  // ! CYGFUN_KERNEL_THREADS_TIMER   - can't test without it
796 
#define N_A_MSG "no CYGFUN_KERNEL_THREADS_TIMER"
797 
#endif // ! CYGFUN_KERNEL_THREADS_TIMER   - can't test without it
798 
#else  // ! CYGIMP_THREAD_PRIORITY        - can't test without it
799 
#define N_A_MSG "no CYGSEM_KERNEL_SCHED_MLQUEUE"
800 
#endif // ! CYGSEM_KERNEL_SCHED_MLQUEUE   - can't test without it
801 
#else  // ! CYGPKG_UITRON
802 
#define N_A_MSG "uITRON Compatibility layer disabled"
803 
#endif // CYGPKG_UITRON
804 
 
805 
#ifdef N_A_MSG
806 
void
807 
cyg_start( void )
808 
{
809 
    CYG_TEST_INIT();
810 
    CYG_TEST_NA( N_A_MSG );
811 
}
812 
#endif // N_A_MSG defined ie. we are N/A.
813 
 
814 
// EOF test1.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.