| 1 |
786 |
skrzyp |
#ifndef CYGONCE_CAN_LPC2XXX_BAUDRATES_H
|
| 2 |
|
|
#define CYGONCE_CAN_LPC2XXX_BAUDRATES_H
|
| 3 |
|
|
//==========================================================================
|
| 4 |
|
|
//
|
| 5 |
|
|
// devs/can/arm/lpc2xxx/current/include/can_lpc2xxx_baudrates.h
|
| 6 |
|
|
//
|
| 7 |
|
|
// Precalculated values for bit timing register
|
| 8 |
|
|
//
|
| 9 |
|
|
//==========================================================================
|
| 10 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
| 11 |
|
|
// -------------------------------------------
|
| 12 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 13 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
|
| 14 |
|
|
//
|
| 15 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 16 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 17 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
| 18 |
|
|
// version.
|
| 19 |
|
|
//
|
| 20 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 21 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 22 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 23 |
|
|
// for more details.
|
| 24 |
|
|
//
|
| 25 |
|
|
// You should have received a copy of the GNU General Public License
|
| 26 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 27 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 28 |
|
|
//
|
| 29 |
|
|
// As a special exception, if other files instantiate templates or use
|
| 30 |
|
|
// macros or inline functions from this file, or you compile this file
|
| 31 |
|
|
// and link it with other works to produce a work based on this file,
|
| 32 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
| 33 |
|
|
// the GNU General Public License. However the source code for this file
|
| 34 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
| 35 |
|
|
// General Public License v2.
|
| 36 |
|
|
//
|
| 37 |
|
|
// This exception does not invalidate any other reasons why a work based
|
| 38 |
|
|
// on this file might be covered by the GNU General Public License.
|
| 39 |
|
|
// -------------------------------------------
|
| 40 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
| 41 |
|
|
//==========================================================================
|
| 42 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 43 |
|
|
//
|
| 44 |
|
|
// Author(s): Uwe Kindler
|
| 45 |
|
|
// Contributors: Uwe Kindler
|
| 46 |
|
|
// Date: 2007-07-01
|
| 47 |
|
|
// Purpose: Precalculated bit timing values for various baudrates
|
| 48 |
|
|
// Description:
|
| 49 |
|
|
//
|
| 50 |
|
|
//####DESCRIPTIONEND####
|
| 51 |
|
|
//
|
| 52 |
|
|
//==========================================================================
|
| 53 |
|
|
|
| 54 |
|
|
|
| 55 |
|
|
//
|
| 56 |
|
|
// Macro for creation of CAN_BR value for baudrate tbl
|
| 57 |
|
|
//
|
| 58 |
|
|
#define CAN_BR_TBL_ENTRY(_brp_, _tseg1_, _tseg2_, _sjw_, _sam_) \
|
| 59 |
|
|
((_sam_ << 23) | (_tseg2_ << 20) | (_tseg1_ << 16) | (_sjw_ << 14) | (_brp_))
|
| 60 |
|
|
|
| 61 |
|
|
|
| 62 |
|
|
#ifndef CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK
|
| 63 |
|
|
#error "CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK not defined"
|
| 64 |
|
|
#endif
|
| 65 |
|
|
//==========================================================================
|
| 66 |
|
|
// BAUDRATES
|
| 67 |
|
|
//==========================================================================
|
| 68 |
|
|
#if CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 60000000
|
| 69 |
|
|
//
|
| 70 |
|
|
// Table with register values for baudrates at peripheral clock of 60 MHz
|
| 71 |
|
|
//
|
| 72 |
|
|
static const cyg_uint32 lpc2xxx_br_tbl[] =
|
| 73 |
|
|
{
|
| 74 |
|
|
CAN_BR_TBL_ENTRY(300, 15, 2, 0, 1), // 10 kbaud
|
| 75 |
|
|
CAN_BR_TBL_ENTRY(150, 15, 2, 0, 1), // 20 kbaud
|
| 76 |
|
|
CAN_BR_TBL_ENTRY(59, 15, 2, 0, 1), // 50 kbaud
|
| 77 |
|
|
CAN_BR_TBL_ENTRY(39, 11, 1, 0, 1), // 100 kbaud
|
| 78 |
|
|
CAN_BR_TBL_ENTRY(29, 12, 1, 0, 1), // 125 kbaud
|
| 79 |
|
|
CAN_BR_TBL_ENTRY(14, 12, 1, 0, 1), // 250 kbaud
|
| 80 |
|
|
CAN_BR_TBL_ENTRY( 7, 11, 1, 0, 0), // 500 kbaud
|
| 81 |
|
|
CAN_BR_TBL_ENTRY( 4, 11, 1, 0, 0), // 800 kbaud
|
| 82 |
|
|
CAN_BR_TBL_ENTRY( 3, 11, 1, 0, 0), // 1000 kbaud
|
| 83 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // Autobaud - not supported
|
| 84 |
|
|
};
|
| 85 |
|
|
#define HAL_LPC2XXX_BAUD_TBL_DEFINED 1
|
| 86 |
|
|
#endif // CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 60000000
|
| 87 |
|
|
|
| 88 |
|
|
#if CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 30000000
|
| 89 |
|
|
//
|
| 90 |
|
|
// Table with register values for baudrates at peripheral clock of 30 MHz
|
| 91 |
|
|
//
|
| 92 |
|
|
static const cyg_uint32 lpc2xxx_br_tbl[] =
|
| 93 |
|
|
{
|
| 94 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // 10 kbaud - not supported
|
| 95 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // 20 kbaud - not supported
|
| 96 |
|
|
CAN_BR_TBL_ENTRY(59, 15, 2, 0, 1), // 50 kbaud
|
| 97 |
|
|
CAN_BR_TBL_ENTRY(39, 11, 1, 0, 1), // 100 kbaud
|
| 98 |
|
|
CAN_BR_TBL_ENTRY(29, 12, 1, 0, 1), // 125 kbaud
|
| 99 |
|
|
CAN_BR_TBL_ENTRY(14, 12, 1, 0, 1), // 250 kbaud
|
| 100 |
|
|
CAN_BR_TBL_ENTRY( 7, 11, 1, 0, 0), // 500 kbaud
|
| 101 |
|
|
CAN_BR_TBL_ENTRY( 4, 11, 1, 0, 0), // 800 kbaud
|
| 102 |
|
|
CAN_BR_TBL_ENTRY( 3, 11, 1, 0, 0), // 1000 kbaud
|
| 103 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // Autobaud - not supported
|
| 104 |
|
|
};
|
| 105 |
|
|
#define HAL_LPC2XXX_BAUD_TBL_DEFINED 1
|
| 106 |
|
|
#endif // CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 30000000
|
| 107 |
|
|
|
| 108 |
|
|
#if CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 15000000
|
| 109 |
|
|
//
|
| 110 |
|
|
// Table with register values for baudrates at peripheral clock of 15 MHz
|
| 111 |
|
|
//
|
| 112 |
|
|
static const cyg_uint32 lpc2xxx_br_tbl[] =
|
| 113 |
|
|
{
|
| 114 |
|
|
CAN_BR_TBL_ENTRY(59, 15, 7, 0, 1), // 10 kbaud
|
| 115 |
|
|
CAN_BR_TBL_ENTRY(49, 11, 1, 0, 1), // 20 kbaud
|
| 116 |
|
|
CAN_BR_TBL_ENTRY(19, 11, 1, 0, 1), // 50 kbaud
|
| 117 |
|
|
CAN_BR_TBL_ENTRY( 9, 11, 1, 0, 1), // 100 kbaud
|
| 118 |
|
|
CAN_BR_TBL_ENTRY( 7, 11, 1, 0, 1), // 125 kbaud
|
| 119 |
|
|
CAN_BR_TBL_ENTRY( 3, 11, 1, 0, 1), // 250 kbaud
|
| 120 |
|
|
CAN_BR_TBL_ENTRY( 1, 11, 1, 0, 0), // 500 kbaud
|
| 121 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // 800 kbaud - not supported
|
| 122 |
|
|
CAN_BR_TBL_ENTRY( 0, 11, 1, 0, 0), // 1000 kbaud
|
| 123 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // Autobaud - not supported
|
| 124 |
|
|
};
|
| 125 |
|
|
#define HAL_LPC2XXX_BAUD_TBL_DEFINED 1
|
| 126 |
|
|
#endif // CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 15000000
|
| 127 |
|
|
|
| 128 |
|
|
#if CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 48000000
|
| 129 |
|
|
//
|
| 130 |
|
|
// Table with register values for baudrates at peripheral clock of 48 MHz
|
| 131 |
|
|
//
|
| 132 |
|
|
static const cyg_uint32 lpc2xxx_br_tbl[] =
|
| 133 |
|
|
{
|
| 134 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // 10 kbaud - not supported
|
| 135 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // 20 kbaud - not supported
|
| 136 |
|
|
CAN_BR_TBL_ENTRY(59, 12, 1, 0, 1), // 50 kbaud
|
| 137 |
|
|
CAN_BR_TBL_ENTRY(29, 12, 1, 0, 1), // 100 kbaud
|
| 138 |
|
|
CAN_BR_TBL_ENTRY(23, 12, 1, 0, 1), // 125 kbaud
|
| 139 |
|
|
CAN_BR_TBL_ENTRY(11, 12, 1, 0, 1), // 250 kbaud
|
| 140 |
|
|
CAN_BR_TBL_ENTRY( 5, 12, 1, 0, 0), // 500 kbaud
|
| 141 |
|
|
CAN_BR_TBL_ENTRY( 3, 11, 1, 0, 0), // 800 kbaud
|
| 142 |
|
|
CAN_BR_TBL_ENTRY( 2, 12, 1, 0, 0), // 1000 kbaud
|
| 143 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // Autobaud - not supported
|
| 144 |
|
|
};
|
| 145 |
|
|
#define HAL_LPC2XXX_BAUD_TBL_DEFINED 1
|
| 146 |
|
|
#endif // CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 48000000
|
| 147 |
|
|
|
| 148 |
|
|
#if CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 24000000
|
| 149 |
|
|
//
|
| 150 |
|
|
// Table with register values for baudrates at peripheral clock of 24 MHz
|
| 151 |
|
|
//
|
| 152 |
|
|
static const cyg_uint32 lpc2xxx_br_tbl[] =
|
| 153 |
|
|
{
|
| 154 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // 10 kbaud - not supported
|
| 155 |
|
|
CAN_BR_TBL_ENTRY(59, 15, 2, 0, 1), // 20 kbaud
|
| 156 |
|
|
CAN_BR_TBL_ENTRY(29, 12, 1, 0, 1), // 50 kbaud
|
| 157 |
|
|
CAN_BR_TBL_ENTRY(14, 12, 1, 0, 1), // 100 kbaud
|
| 158 |
|
|
CAN_BR_TBL_ENTRY(11, 12, 1, 0, 1), // 125 kbaud
|
| 159 |
|
|
CAN_BR_TBL_ENTRY( 5, 12, 1, 0, 1), // 250 kbaud
|
| 160 |
|
|
CAN_BR_TBL_ENTRY( 2, 12, 1, 0, 0), // 500 kbaud
|
| 161 |
|
|
CAN_BR_TBL_ENTRY( 1, 11, 1, 0, 0), // 800 kbaud
|
| 162 |
|
|
CAN_BR_TBL_ENTRY( 1, 5, 0, 0, 0), // 1000 kbaud
|
| 163 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // Autobaud - not supported
|
| 164 |
|
|
};
|
| 165 |
|
|
#define HAL_LPC2XXX_BAUD_TBL_DEFINED 1
|
| 166 |
|
|
#endif // CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 24000000
|
| 167 |
|
|
|
| 168 |
|
|
#if CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 12000000
|
| 169 |
|
|
//
|
| 170 |
|
|
// Table with register values for baudrates at peripheral clock of 12 MHz
|
| 171 |
|
|
//
|
| 172 |
|
|
static const cyg_uint32 lpc2xxx_br_tbl[] =
|
| 173 |
|
|
{
|
| 174 |
|
|
CAN_BR_TBL_ENTRY(59, 15, 2, 0, 1), // 10 kbaud - not supported
|
| 175 |
|
|
CAN_BR_TBL_ENTRY(39, 11, 1, 0, 1), // 20 kbaud
|
| 176 |
|
|
CAN_BR_TBL_ENTRY(14, 12, 1, 0, 1), // 50 kbaud
|
| 177 |
|
|
CAN_BR_TBL_ENTRY( 7, 11, 1, 0, 1), // 100 kbaud
|
| 178 |
|
|
CAN_BR_TBL_ENTRY( 5, 12, 1, 0, 1), // 125 kbaud
|
| 179 |
|
|
CAN_BR_TBL_ENTRY( 2, 12, 1, 0, 1), // 250 kbaud
|
| 180 |
|
|
CAN_BR_TBL_ENTRY( 2, 05, 0, 0, 0), // 500 kbaud
|
| 181 |
|
|
CAN_BR_TBL_ENTRY( 0, 11, 1, 0, 0), // 800 kbaud
|
| 182 |
|
|
CAN_BR_TBL_ENTRY( 0, 9, 0, 0, 0), // 1000 kbaud
|
| 183 |
|
|
CAN_BR_TBL_ENTRY( 0, 0, 0, 0, 0), // Autobaud - not supported
|
| 184 |
|
|
};
|
| 185 |
|
|
#define HAL_LPC2XXX_BAUD_TBL_DEFINED 1
|
| 186 |
|
|
#endif // CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK == 12000000
|
| 187 |
|
|
|
| 188 |
|
|
|
| 189 |
|
|
//==========================================================================
|
| 190 |
|
|
// BIT TIMING MACRO
|
| 191 |
|
|
//==========================================================================
|
| 192 |
|
|
//
|
| 193 |
|
|
// Macro fills baudrate register value depending on selected baudrate
|
| 194 |
|
|
// For several LPC2XXX peripheral clock speeds we provide a pre calculated
|
| 195 |
|
|
// baudrate table. If the board uses another clock speed, then the platform
|
| 196 |
|
|
// HAL needs to provide an own HAL_LPC2XXX_GET_CAN_BR() macro that returns
|
| 197 |
|
|
// valid baudrate register values or it needs to patch this file with
|
| 198 |
|
|
// an additional table for the desired clock speed
|
| 199 |
|
|
//
|
| 200 |
|
|
//
|
| 201 |
|
|
// If a certain baudrate is not supported, then this macro shall return
|
| 202 |
|
|
// 0 as the baudrate register value
|
| 203 |
|
|
//
|
| 204 |
|
|
#ifdef HAL_LPC2XXX_BAUD_TBL_DEFINED
|
| 205 |
|
|
#define HAL_LPC2XXX_GET_CAN_BR(_baudrate_, _br_) \
|
| 206 |
|
|
CYG_MACRO_START \
|
| 207 |
|
|
_br_ = lpc2xxx_br_tbl[(_baudrate_) - CYGNUM_CAN_KBAUD_10]; \
|
| 208 |
|
|
CYG_MACRO_END
|
| 209 |
|
|
#endif // HAL_LPC2XXX_BAUD_TBL_DEFINED
|
| 210 |
|
|
|
| 211 |
|
|
//-------------------------------------------------------------------------
|
| 212 |
|
|
#endif // #ifndef CYGONCE_CAN_LPC2XXX_BAUDRATES_H
|
