OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [eth/] [phy/] [current/] [include/] [eth_phy_dev.h] - Blame information for rev 810

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_DEVS_ETH_PHY_DEV_H_
2
#define CYGONCE_DEVS_ETH_PHY_DEV_H_
3
//==========================================================================
4
//
5
//      eth_phy_dev.h
6
//
7
//      Device API for ethernet transciever (PHY) support
8
//
9
//==========================================================================
10
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
11
// -------------------------------------------                              
12
// This file is part of eCos, the Embedded Configurable Operating System.   
13
// Copyright (C) 2003 Free Software Foundation, Inc.                        
14
//
15
// eCos is free software; you can redistribute it and/or modify it under    
16
// the terms of the GNU General Public License as published by the Free     
17
// Software Foundation; either version 2 or (at your option) any later      
18
// version.                                                                 
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT      
21
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
23
// for more details.                                                        
24
//
25
// You should have received a copy of the GNU General Public License        
26
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
27
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
28
//
29
// As a special exception, if other files instantiate templates or use      
30
// macros or inline functions from this file, or you compile this file      
31
// and link it with other works to produce a work based on this file,       
32
// this file does not by itself cause the resulting work to be covered by   
33
// the GNU General Public License. However the source code for this file    
34
// must still be made available in accordance with section (3) of the GNU   
35
// General Public License v2.                                               
36
//
37
// This exception does not invalidate any other reasons why a work based    
38
// on this file might be covered by the GNU General Public License.         
39
// -------------------------------------------                              
40
// ####ECOSGPLCOPYRIGHTEND####                                              
41
//==========================================================================
42
//#####DESCRIPTIONBEGIN####
43
//
44
// Author(s):    gthomas
45
// Contributors: gthomas
46
// Date:         2003-08-01
47
// Purpose:      
48
// Description:  
49
//              
50
//####DESCRIPTIONEND####
51
//
52
//==========================================================================
53
 
54
#ifdef  CYGDBG_DEVS_ETH_PHY
55
#include <cyg/infra/diag.h>
56
#define eth_phy_printf(args...)   diag_printf(args)
57
#else
58
#define eth_phy_printf(args...)   /* NOOP */
59
#endif
60
 
61
// Transceiver mode
62
#define PHY_BMCR             0x00    // Register number
63
#define PHY_BMCR_RESET       0x8000
64
#define PHY_BMCR_LOOPBACK    0x4000
65
#define PHY_BMCR_100MB       0x2000
66
#define PHY_BMCR_AUTO_NEG    0x1000
67
#define PHY_BMCR_POWER_DOWN  0x0800
68
#define PHY_BMCR_ISOLATE     0x0400
69
#define PHY_BMCR_RESTART     0x0200
70
#define PHY_BMCR_FULL_DUPLEX 0x0100
71
#define PHY_BMCR_COLL_TEST   0x0080
72
 
73
#define PHY_BMSR             0x01    // Status register
74
#define PHY_BMSR_100T4       0x8000
75
#define PHY_BMSR_100FDX      0x4000
76
#define PHY_BMSR_100HDX      0x2000
77
#define PHY_BMSR_10FDX       0x1000
78
#define PHY_BMSR_10HDX       0x0800
79
#define PHY_BMSR_AUTO_NEG    0x0020  
80
#define PHY_BMSR_LINK        0x0004
81
 
82
#define PHY_ID1              0x02    // Chip ID register (high 16 bits)
83
#define PHY_ID2              0x03    // Chip ID register (low 16 bits)
84
 
85
#define PHY_AN_ADV           0x04    // Auto negotiation advertisement register
86
#define PHY_AN_ADV_10HDX     0x0020
87
#define PHY_AN_ADV_10FDX     0x0040
88
#define PHY_AN_ADV_100HDX    0x0080
89
#define PHY_AN_ADV_100FDX    0x0100
90
#define PHY_AN_ADV_100_T4    0x0200
91
 
92
#define PHY_AN_PAR           0x05    // Auto negotiation link partner ability
93
#define PHY_AN_PAR_10HDX     0x0020
94
#define PHY_AN_PAR_10FDX     0x0040
95
#define PHY_AN_PAR_100HDX    0x0080
96
#define PHY_AN_PAR_100FDX    0x0100
97
#define PHY_AN_PAR_100_T4    0x0200
98
 
99
struct _eth_phy_dev_entry {
100
    char          *name;
101
    unsigned long  id;
102
    bool         (*stat)(eth_phy_access_t *f, int *stat);
103
} CYG_HAL_TABLE_TYPE;
104
 
105
#define _eth_phy_dev(_name_,_id_,_stat_)                \
106
struct _eth_phy_dev_entry _eth_phy_dev_##_id_           \
107
   CYG_HAL_TABLE_QUALIFIED_ENTRY(_eth_phy_devs,_id_) =  \
108
     { _name_, _id_, _stat_ };
109
 
110
#endif  // CYGONCE_DEVS_ETH_PHY_DEV_H_
111
// ------------------------------------------------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.