| 1 |
786 |
skrzyp |
//==========================================================================
|
| 2 |
|
|
//
|
| 3 |
|
|
// dev/DM9161A.c
|
| 4 |
|
|
//
|
| 5 |
|
|
// Ethernet transceiver (PHY) support
|
| 6 |
|
|
//
|
| 7 |
|
|
//==========================================================================
|
| 8 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
| 9 |
|
|
// -------------------------------------------
|
| 10 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 11 |
|
|
// Copyright (C) 2003 Free Software Foundation, Inc.
|
| 12 |
|
|
//
|
| 13 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 14 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 15 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
| 16 |
|
|
// version.
|
| 17 |
|
|
//
|
| 18 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 19 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 20 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 21 |
|
|
// for more details.
|
| 22 |
|
|
//
|
| 23 |
|
|
// You should have received a copy of the GNU General Public License
|
| 24 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 25 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 26 |
|
|
//
|
| 27 |
|
|
// As a special exception, if other files instantiate templates or use
|
| 28 |
|
|
// macros or inline functions from this file, or you compile this file
|
| 29 |
|
|
// and link it with other works to produce a work based on this file,
|
| 30 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
| 31 |
|
|
// the GNU General Public License. However the source code for this file
|
| 32 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
| 33 |
|
|
// General Public License v2.
|
| 34 |
|
|
//
|
| 35 |
|
|
// This exception does not invalidate any other reasons why a work based
|
| 36 |
|
|
// on this file might be covered by the GNU General Public License.
|
| 37 |
|
|
// -------------------------------------------
|
| 38 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
| 39 |
|
|
//==========================================================================
|
| 40 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 41 |
|
|
//
|
| 42 |
|
|
// Author(s): John Eigelaar
|
| 43 |
|
|
// Contributors: Gary Thomas
|
| 44 |
|
|
// Date: 2006-12-07
|
| 45 |
|
|
// Purpose:
|
| 46 |
|
|
// Description: Support for Davicom DM9161A PHY
|
| 47 |
|
|
//
|
| 48 |
|
|
//
|
| 49 |
|
|
//####DESCRIPTIONEND####
|
| 50 |
|
|
//
|
| 51 |
|
|
//==========================================================================
|
| 52 |
|
|
|
| 53 |
|
|
#include <pkgconf/system.h>
|
| 54 |
|
|
#include <pkgconf/devs_eth_phy.h>
|
| 55 |
|
|
|
| 56 |
|
|
#include <cyg/infra/cyg_type.h>
|
| 57 |
|
|
|
| 58 |
|
|
#include <cyg/hal/hal_arch.h>
|
| 59 |
|
|
#include <cyg/hal/drv_api.h>
|
| 60 |
|
|
#include <cyg/hal/hal_if.h>
|
| 61 |
|
|
#include <cyg/hal/hal_tables.h>
|
| 62 |
|
|
|
| 63 |
|
|
#include <cyg/io/eth_phy.h>
|
| 64 |
|
|
#include <cyg/io/eth_phy_dev.h>
|
| 65 |
|
|
|
| 66 |
|
|
#define DM9161A_BMSR 0x01
|
| 67 |
|
|
#define DM9161A_BMSR_ANEG_COMP (1<<5)
|
| 68 |
|
|
#define DM9161A_BMSR_LINK (1<<2)
|
| 69 |
|
|
|
| 70 |
|
|
#define DM9161A_BMCR 0x00
|
| 71 |
|
|
|
| 72 |
|
|
#define DM9161A_DSCSR 17
|
| 73 |
|
|
#define DM9161A_DSCSR_100FDX (1<<15)
|
| 74 |
|
|
#define DM9161A_DSCSR_100HDX (1<<14)
|
| 75 |
|
|
#define DM9161A_DSCSR_10FDX (1<<13)
|
| 76 |
|
|
#define DM9161A_DSCSR_10HDX (1<<12)
|
| 77 |
|
|
|
| 78 |
|
|
static bool dm9161a_stat(eth_phy_access_t *f, int *state)
|
| 79 |
|
|
{
|
| 80 |
|
|
unsigned short phy_state;
|
| 81 |
|
|
int tries;
|
| 82 |
|
|
|
| 83 |
|
|
*state = 0;
|
| 84 |
|
|
// Read negotiated state
|
| 85 |
|
|
|
| 86 |
|
|
if (_eth_phy_read(f, DM9161A_BMSR, f->phy_addr, &phy_state))
|
| 87 |
|
|
{
|
| 88 |
|
|
if ((phy_state & DM9161A_BMSR_ANEG_COMP) == 0)
|
| 89 |
|
|
{
|
| 90 |
|
|
eth_phy_printf("... waiting for auto-negotiation");
|
| 91 |
|
|
for (tries = 0; tries < CYGINT_DEVS_ETH_PHY_AUTO_NEGOTIATION_TIME;
|
| 92 |
|
|
tries++)
|
| 93 |
|
|
{
|
| 94 |
|
|
if (_eth_phy_read(f, DM9161A_BMSR, f->phy_addr, &phy_state))
|
| 95 |
|
|
{
|
| 96 |
|
|
if ((phy_state & DM9161A_BMSR_ANEG_COMP) != 0)
|
| 97 |
|
|
{
|
| 98 |
|
|
break;
|
| 99 |
|
|
}
|
| 100 |
|
|
}
|
| 101 |
|
|
CYGACC_CALL_IF_DELAY_US(1000000); // 1 second
|
| 102 |
|
|
eth_phy_printf(".");
|
| 103 |
|
|
}
|
| 104 |
|
|
eth_phy_printf("\n");
|
| 105 |
|
|
}
|
| 106 |
|
|
if ((phy_state & DM9161A_BMSR_ANEG_COMP) != 0)
|
| 107 |
|
|
{
|
| 108 |
|
|
*state = 0;
|
| 109 |
|
|
if (!_eth_phy_read(f, DM9161A_DSCSR, f->phy_addr, &phy_state))
|
| 110 |
|
|
return false;
|
| 111 |
|
|
|
| 112 |
|
|
if (phy_state & 0xF000)
|
| 113 |
|
|
{
|
| 114 |
|
|
*state |= ETH_PHY_STAT_LINK;
|
| 115 |
|
|
}
|
| 116 |
|
|
if ((phy_state & DM9161A_DSCSR_100FDX) ||
|
| 117 |
|
|
(phy_state & DM9161A_DSCSR_100HDX))
|
| 118 |
|
|
{
|
| 119 |
|
|
*state |= ETH_PHY_STAT_100MB;
|
| 120 |
|
|
}
|
| 121 |
|
|
if ((phy_state & DM9161A_DSCSR_100FDX) ||
|
| 122 |
|
|
(phy_state & DM9161A_DSCSR_10FDX))
|
| 123 |
|
|
{
|
| 124 |
|
|
*state |= ETH_PHY_STAT_FDX;
|
| 125 |
|
|
}
|
| 126 |
|
|
|
| 127 |
|
|
return (true);
|
| 128 |
|
|
}
|
| 129 |
|
|
}
|
| 130 |
|
|
return (false);
|
| 131 |
|
|
}
|
| 132 |
|
|
|
| 133 |
|
|
_eth_phy_dev("Davicom DM9161A", 0x0181B8A0, dm9161a_stat)
|
