OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [eth/] [phy/] [current/] [src/] [INLXT972.c] - Blame information for rev 810

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//==========================================================================
2
//
3
//      dev/INLXT972.c
4
//
5
//      Ethernet transceiver (PHY) support 
6
//
7
//==========================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 2005 Free Software Foundation, Inc.                        
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//==========================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):    Markus Schade <marks@peppercon.de>
43
// Contributors:
44
// Date:         2005-08­25
45
// Purpose:      
46
// Description:  Support for ethernet Intel LXT972xxx PHY
47
//              
48
//
49
//####DESCRIPTIONEND####
50
//
51
//==========================================================================
52
 
53
#include <pkgconf/system.h>
54
#include <pkgconf/devs_eth_phy.h>
55
 
56
#include <cyg/infra/cyg_type.h>
57
 
58
#include <cyg/hal/hal_arch.h>
59
#include <cyg/hal/drv_api.h>
60
#include <cyg/hal/hal_if.h>
61
#include <cyg/hal/hal_tables.h>
62
 
63
#include <cyg/io/eth_phy.h>
64
#include <cyg/io/eth_phy_dev.h>
65
 
66
static bool inlxt972_stat(eth_phy_access_t *f, int *state)
67
{
68
    unsigned short phy_state;
69
    int tries;
70
 
71
    // Read negotiated state
72
    if (_eth_phy_read(f, PHY_BMSR, f->phy_addr, &phy_state)) {
73
        if ((phy_state & PHY_BMSR_AUTO_NEG) == 0) {
74
            eth_phy_printf("... waiting for auto-negotiation");
75
            for (tries = 0;  tries < CYGINT_DEVS_ETH_PHY_AUTO_NEGOTIATION_TIME;  tries++) {
76
                if (_eth_phy_read(f, PHY_BMSR, f->phy_addr, &phy_state)) {
77
                    if ((phy_state & PHY_BMSR_AUTO_NEG) != 0) {
78
                        break;
79
                    }
80
                }
81
                CYGACC_CALL_IF_DELAY_US(1000000);   // 1 second
82
                eth_phy_printf(".");
83
            }
84
            eth_phy_printf("\n");
85
        }
86
        if ((phy_state & PHY_BMSR_AUTO_NEG) != 0) {
87
            *state = 0;
88
            if ((phy_state & PHY_BMSR_LINK) != 0) *state |= ETH_PHY_STAT_LINK;
89
            if ((phy_state & PHY_BMSR_100FDX) != 0) *state |= ETH_PHY_STAT_100MB | ETH_PHY_STAT_FDX;
90
            return true;
91
        }
92
    }
93
    return false;
94
}
95
 
96
_eth_phy_dev("Intel LXT972", 0x001378E2, inlxt972_stat)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.