1 |
786 |
skrzyp |
//==========================================================================
|
2 |
|
|
//
|
3 |
|
|
// dev/KSZ8001.c
|
4 |
|
|
//
|
5 |
|
|
// Ethernet transceiver (PHY) support for Micrel KSZ8001
|
6 |
|
|
//
|
7 |
|
|
//==========================================================================
|
8 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
9 |
|
|
// -------------------------------------------
|
10 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
11 |
|
|
// Copyright (C) 2008 Free Software Foundation, Inc.
|
12 |
|
|
//
|
13 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
14 |
|
|
// the terms of the GNU General Public License as published by the Free
|
15 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
16 |
|
|
// version.
|
17 |
|
|
//
|
18 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
19 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
20 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
21 |
|
|
// for more details.
|
22 |
|
|
//
|
23 |
|
|
// You should have received a copy of the GNU General Public License
|
24 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
25 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
26 |
|
|
//
|
27 |
|
|
// As a special exception, if other files instantiate templates or use
|
28 |
|
|
// macros or inline functions from this file, or you compile this file
|
29 |
|
|
// and link it with other works to produce a work based on this file,
|
30 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
31 |
|
|
// the GNU General Public License. However the source code for this file
|
32 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
33 |
|
|
// General Public License v2.
|
34 |
|
|
//
|
35 |
|
|
// This exception does not invalidate any other reasons why a work based
|
36 |
|
|
// on this file might be covered by the GNU General Public License.
|
37 |
|
|
// -------------------------------------------
|
38 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
39 |
|
|
//==========================================================================
|
40 |
|
|
//#####DESCRIPTIONBEGIN####
|
41 |
|
|
//
|
42 |
|
|
// Author(s): Uwe Kindler <uwe_kindler@web.de>
|
43 |
|
|
// Contributors:
|
44 |
|
|
// Date: 2008-08-05
|
45 |
|
|
// Purpose:
|
46 |
|
|
// Description: Support for ethernet PHY Micrel KSZ8001
|
47 |
|
|
//
|
48 |
|
|
//
|
49 |
|
|
//####DESCRIPTIONEND####
|
50 |
|
|
//
|
51 |
|
|
//==========================================================================
|
52 |
|
|
|
53 |
|
|
|
54 |
|
|
//==========================================================================
|
55 |
|
|
// INCLUDES
|
56 |
|
|
//==========================================================================
|
57 |
|
|
#include <pkgconf/system.h>
|
58 |
|
|
#include <pkgconf/devs_eth_phy.h>
|
59 |
|
|
|
60 |
|
|
#include <cyg/infra/cyg_type.h>
|
61 |
|
|
|
62 |
|
|
#include <cyg/hal/hal_arch.h>
|
63 |
|
|
#include <cyg/hal/drv_api.h>
|
64 |
|
|
#include <cyg/hal/hal_if.h>
|
65 |
|
|
#include <cyg/hal/hal_tables.h>
|
66 |
|
|
|
67 |
|
|
#include <cyg/io/eth_phy.h>
|
68 |
|
|
#include <cyg/io/eth_phy_dev.h>
|
69 |
|
|
|
70 |
|
|
|
71 |
|
|
//==========================================================================
|
72 |
|
|
// DEFINES
|
73 |
|
|
//==========================================================================
|
74 |
|
|
#define PHY_100BASE_CTRL 0x1f // 100BASE-TX PHY Control Register
|
75 |
|
|
#define PHY_100BASE_CTRL_OP_MODE_MASK (0x07 << 2)
|
76 |
|
|
#define PHY_100BASE_CTRL_AN_MODE (0x00 << 2)
|
77 |
|
|
#define PHY_100BASE_CTRL_10T_HDX (0x01 << 2)
|
78 |
|
|
#define PHY_100BASE_CTRL_100T_HDX (0x02 << 2)
|
79 |
|
|
#define PHY_100BASE_CTRL_DEFAULT (0x03 << 2)
|
80 |
|
|
#define PHY_100BASE_CTRL_10T_FDX (0x05 << 2)
|
81 |
|
|
#define PHY_100BASE_CTRL_100T_FDX (0x06 << 2)
|
82 |
|
|
|
83 |
|
|
|
84 |
|
|
//==========================================================================
|
85 |
|
|
// Query the 100BASE-TX PHY Control Register and return a status bitmap
|
86 |
|
|
// indicating the state of the physical connection
|
87 |
|
|
//==========================================================================
|
88 |
|
|
static bool ksz8001_stat(eth_phy_access_t *f, int *state)
|
89 |
|
|
{
|
90 |
|
|
unsigned short phy_state;
|
91 |
|
|
unsigned short phy_100ctrl_reg;
|
92 |
|
|
int tries;
|
93 |
|
|
int ms;
|
94 |
|
|
|
95 |
|
|
// Read negotiated state
|
96 |
|
|
if (_eth_phy_read(f, PHY_BMSR, f->phy_addr, &phy_state))
|
97 |
|
|
{
|
98 |
|
|
if ((phy_state & PHY_BMSR_AUTO_NEG) == 0)
|
99 |
|
|
{
|
100 |
|
|
eth_phy_printf("... waiting for auto-negotiation");
|
101 |
|
|
for (tries = 0; tries < CYGINT_DEVS_ETH_PHY_AUTO_NEGOTIATION_TIME; tries++)
|
102 |
|
|
{
|
103 |
|
|
if (_eth_phy_read(f, PHY_BMSR, f->phy_addr, &phy_state))
|
104 |
|
|
{
|
105 |
|
|
if ((phy_state & PHY_BMSR_AUTO_NEG) != 0)
|
106 |
|
|
{
|
107 |
|
|
break;
|
108 |
|
|
}
|
109 |
|
|
}
|
110 |
|
|
|
111 |
|
|
//
|
112 |
|
|
// Wait for 1 second
|
113 |
|
|
//
|
114 |
|
|
for (ms = 0; ms < 1000; ++ms)
|
115 |
|
|
{
|
116 |
|
|
CYGACC_CALL_IF_DELAY_US(1000); // 1 ms
|
117 |
|
|
}
|
118 |
|
|
eth_phy_printf(".");
|
119 |
|
|
}
|
120 |
|
|
eth_phy_printf("\n");
|
121 |
|
|
}
|
122 |
|
|
if ((phy_state & PHY_BMSR_AUTO_NEG) != 0)
|
123 |
|
|
{
|
124 |
|
|
*state = 0;
|
125 |
|
|
if ((phy_state & PHY_BMSR_LINK) != 0)
|
126 |
|
|
{
|
127 |
|
|
*state |= ETH_PHY_STAT_LINK;
|
128 |
|
|
}
|
129 |
|
|
|
130 |
|
|
_eth_phy_read(f, PHY_100BASE_CTRL, f->phy_addr, &phy_100ctrl_reg);
|
131 |
|
|
phy_100ctrl_reg &= PHY_100BASE_CTRL_OP_MODE_MASK;
|
132 |
|
|
switch (phy_100ctrl_reg)
|
133 |
|
|
{
|
134 |
|
|
case PHY_100BASE_CTRL_10T_HDX:
|
135 |
|
|
break;
|
136 |
|
|
|
137 |
|
|
case PHY_100BASE_CTRL_100T_HDX:
|
138 |
|
|
*state |= ETH_PHY_STAT_100MB;
|
139 |
|
|
break;
|
140 |
|
|
|
141 |
|
|
case PHY_100BASE_CTRL_10T_FDX:
|
142 |
|
|
*state |= ETH_PHY_STAT_FDX;
|
143 |
|
|
break;
|
144 |
|
|
|
145 |
|
|
case PHY_100BASE_CTRL_100T_FDX:
|
146 |
|
|
*state |= ETH_PHY_STAT_100MB | ETH_PHY_STAT_FDX;
|
147 |
|
|
break;
|
148 |
|
|
|
149 |
|
|
default:
|
150 |
|
|
// force to set default 100 Full Duplex
|
151 |
|
|
*state |= ETH_PHY_STAT_100MB | ETH_PHY_STAT_FDX;
|
152 |
|
|
} // switch (phy_100ctrl_reg)
|
153 |
|
|
|
154 |
|
|
return true;
|
155 |
|
|
}
|
156 |
|
|
}
|
157 |
|
|
return false;
|
158 |
|
|
}
|
159 |
|
|
|
160 |
|
|
_eth_phy_dev("Micrel KSZ8001", 0x00221613, ksz8001_stat)
|