| 1 |
786 |
skrzyp |
#ifndef CYGONCE_DEVS_MBX_ETH_INL
|
| 2 |
|
|
#define CYGONCE_DEVS_MBX_ETH_INL
|
| 3 |
|
|
//==========================================================================
|
| 4 |
|
|
//
|
| 5 |
|
|
// mbx_eth.inl
|
| 6 |
|
|
//
|
| 7 |
|
|
// Hardware specifics for Motorola MBX ethernet support
|
| 8 |
|
|
//
|
| 9 |
|
|
//==========================================================================
|
| 10 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
| 11 |
|
|
// -------------------------------------------
|
| 12 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 13 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
|
| 14 |
|
|
//
|
| 15 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 16 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 17 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
| 18 |
|
|
// version.
|
| 19 |
|
|
//
|
| 20 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 21 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 22 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 23 |
|
|
// for more details.
|
| 24 |
|
|
//
|
| 25 |
|
|
// You should have received a copy of the GNU General Public License
|
| 26 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 27 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 28 |
|
|
//
|
| 29 |
|
|
// As a special exception, if other files instantiate templates or use
|
| 30 |
|
|
// macros or inline functions from this file, or you compile this file
|
| 31 |
|
|
// and link it with other works to produce a work based on this file,
|
| 32 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
| 33 |
|
|
// the GNU General Public License. However the source code for this file
|
| 34 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
| 35 |
|
|
// General Public License v2.
|
| 36 |
|
|
//
|
| 37 |
|
|
// This exception does not invalidate any other reasons why a work based
|
| 38 |
|
|
// on this file might be covered by the GNU General Public License.
|
| 39 |
|
|
// -------------------------------------------
|
| 40 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
| 41 |
|
|
//==========================================================================
|
| 42 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 43 |
|
|
//
|
| 44 |
|
|
// Author(s): gthomas
|
| 45 |
|
|
// Contributors: gthomas
|
| 46 |
|
|
// Date: 2002-11-19
|
| 47 |
|
|
// Purpose:
|
| 48 |
|
|
// Description:
|
| 49 |
|
|
//
|
| 50 |
|
|
//####DESCRIPTIONEND####
|
| 51 |
|
|
//
|
| 52 |
|
|
//==========================================================================
|
| 53 |
|
|
|
| 54 |
|
|
#define _get_led()
|
| 55 |
|
|
#define _set_led(v)
|
| 56 |
|
|
|
| 57 |
|
|
#define LED_TxACTIVE 7
|
| 58 |
|
|
#define LED_RxACTIVE 6
|
| 59 |
|
|
#define LED_IntACTIVE 5
|
| 60 |
|
|
|
| 61 |
|
|
#if 0
|
| 62 |
|
|
// Fetch ESA from on-board EEPROM
|
| 63 |
|
|
extern int _mbx_fetch_VPD(int, void *, int);
|
| 64 |
|
|
#define QUICC_ETH_FETCH_ESA(_ok_) \
|
| 65 |
|
|
_ok_ = _mbx_fetch_VPD(VPD_ETHERNET_ADDRESS, enaddr, sizeof(enaddr));
|
| 66 |
|
|
#endif
|
| 67 |
|
|
|
| 68 |
|
|
// Reset/enable any external hardware
|
| 69 |
|
|
#define QUICC_ETH_ENABLE() \
|
| 70 |
|
|
*MBX_CTL1 = MBX_CTL1_ETEN | MBX_CTL1_TPEN; /* Enable ethernet, TP mode */
|
| 71 |
|
|
|
| 72 |
|
|
|
| 73 |
|
|
// Port layout - uses SCC1
|
| 74 |
|
|
#define QUICC_ETH_PA_RXD 0x0001 // Rx Data on Port A
|
| 75 |
|
|
#define QUICC_ETH_PA_TXD 0x0002 // Tx Data on Port A
|
| 76 |
|
|
#define QUICC_ETH_PA_Tx_CLOCK 0x0200 // Tx Clock = CLK2
|
| 77 |
|
|
#define QUICC_ETH_PA_Rx_CLOCK 0x0800 // Rx Clock = CLK4
|
| 78 |
|
|
#define QUICC_ETH_PC_Tx_ENABLE 0x0001 // Tx Enable (TENA)
|
| 79 |
|
|
#define QUICC_ETH_PC_COLLISION 0x0010 // Collision detect
|
| 80 |
|
|
#define QUICC_ETH_PC_Rx_ENABLE 0x0020 // Rx Enable (RENA)
|
| 81 |
|
|
#define QUICC_ETH_SICR_MASK 0x00FF // SI Clock Route - important bits
|
| 82 |
|
|
#define QUICC_ETH_SICR_ENET (7<<3)|(5<<0) // Rx=CLK4, Tx=CLK2
|
| 83 |
|
|
#define QUICC_ETH_SICR_ENABLE 0x0040 // Enable SCC1 to use NMSI
|
| 84 |
|
|
#define QUICC_ETH_INT CYGNUM_HAL_INTERRUPT_CPM_SCC1
|
| 85 |
|
|
#define QUICC_ETH_SCC 0 // SCC1
|
| 86 |
|
|
#define QUICC_CPM_SCCx QUICC_CPM_SCC1
|
| 87 |
|
|
|
| 88 |
|
|
#define MBX_CTL1 (cyg_uint8 *)0xFA100000 // System control register
|
| 89 |
|
|
#define MBX_CTL1_ETEN 0x80 // 1 = Enable ethernet tranceiver
|
| 90 |
|
|
#define MBX_CTL1_ELEN 0x40 // 1 = Enable ethernet loopback
|
| 91 |
|
|
#define MBX_CTL1_EAEN 0x20 // 1 = Auto select ethernet interface
|
| 92 |
|
|
#define MBX_CTL1_TPEN 0x10 // 0 = AUI, 1 = TPI
|
| 93 |
|
|
#define MBX_CTL1_FDDIS 0x08 // 1 = Disable full duplex (if TP mode)
|
| 94 |
|
|
|
| 95 |
|
|
|
| 96 |
|
|
#endif // CYGONCE_DEVS_MBX_ETH_INL
|
| 97 |
|
|
// ------------------------------------------------------------------------
|
