OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [eth/] [sh/] [hs7729pci/] [current/] [include/] [devs_eth_sh_hs7729pci.inl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//==========================================================================
2
//
3
//      devs_eth_sh_hs7729pci.inl
4
//
5
//      HS7729PCI ethernet I/O definitions.
6
//
7
//==========================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later
16
// version.
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
// for more details.
22
//
23
// You should have received a copy of the GNU General Public License
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
//
27
// As a special exception, if other files instantiate templates or use
28
// macros or inline functions from this file, or you compile this file
29
// and link it with other works to produce a work based on this file,
30
// this file does not by itself cause the resulting work to be covered by
31
// the GNU General Public License. However the source code for this file
32
// must still be made available in accordance with section (3) of the GNU
33
// General Public License v2.
34
//
35
// This exception does not invalidate any other reasons why a work based
36
// on this file might be covered by the GNU General Public License.
37
// -------------------------------------------
38
// ####ECOSGPLCOPYRIGHTEND####
39
//==========================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):   jskov
43
// Contributors:jskov
44
// Date:        2001-05-31
45
// Purpose:     HS7729PCI ethernet defintions
46
//####DESCRIPTIONEND####
47
//==========================================================================
48
 
49
#include            // CYGNUM_HAL_INTERRUPT_ETHR
50
 
51
#ifdef __WANT_CONFIG
52
 
53
#define CYGHWR_VIA_RHINE_PCI_MEM_MAP_BASE (CYGARC_UNCACHED_ADDRESS(&CYGMEM_SECTION_pci_window[0]))
54
#define CYGHWR_VIA_RHINE_PCI_MEM_MAP_SIZE (CYGMEM_SECTION_pci_window_SIZE)
55
 
56
#endif // __WANT_CONFIG
57
 
58
 
59
#ifdef __WANT_DEVS
60
 
61
#ifdef CYGPKG_DEVS_ETH_SH_HS7729PCI_ETH0
62
 
63
static rhine_priv_data via_rhine_eth0_priv_data = {
64
#ifdef CYGSEM_DEVS_ETH_SH_HS7729PCI_ETH0_SET_ESA
65
    enaddr : CYGDAT_DEVS_ETH_SH_HS7729PCI_ETH0_ESA,
66
#endif
67
    config_esa : NULL,             // rely on the hardwired address for now
68
    rx_ring : NULL,
69
    rx_ring_cnt : (1<<2) /*CYGNUM_DEVS_ETH_SH_HS7729PCI_ETH0_RX_RING_SIZE*/,
70
    rx_ring_log_cnt : 2,
71
    tx_ring : NULL,
72
    tx_ring_cnt : (1<<2) /*CYGNUM_DEVS_ETH_SH_HS7729PCI_ETH0_TX_RING_SIZE*/,
73
    tx_ring_log_cnt : 2,
74
};
75
 
76
static rhine_priv_data *rhine_priv_array[1] = {&via_rhine_eth0_priv_data};
77
 
78
ETH_DRV_SC(via_rhine_sc,
79
           &via_rhine_eth0_priv_data, // Driver specific data
80
           CYGDAT_DEVS_ETH_SH_HS7729PCI_ETH0_NAME,
81
           rhine_start,
82
           rhine_stop,
83
           rhine_control,
84
           rhine_can_send,
85
           rhine_send,
86
           rhine_recv,
87
           rhine_deliver,     // "pseudoDSR" called from fast net thread
88
           rhine_poll,        // poll function, encapsulates ISR and DSR
89
           rhine_int_vector);
90
 
91
NETDEVTAB_ENTRY(rhine_netdev,
92
                "rhine_" CYGDAT_DEVS_ETH_SH_HS7729PCI_ETH0_NAME,
93
                via_rhine_init,
94
                &via_rhine_sc);
95
#endif // CYGPKG_DEVS_ETH_SH_HS7729PCI_ETH0
96
 
97
#endif // __WANT_DEVS
98
 
99
// EOF devs_eth_sh_hs7729pci.inl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.