OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [flash/] [arm/] [ipaq/] [current/] [cdl/] [flash_ipaq.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#====================================================================
2
#
3
#      flash_ipaq.cdl
4
#
5
#      FLASH memory - Hardware support on Intel StrongARM SA1110
6
#
7
#====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      gthomas, hmt
43
# Original data:  gthomas
44
# Contributors:   gthomas
45
# Date:           2001-02-14
46
#
47
#####DESCRIPTIONEND####
48
#
49
#====================================================================
50
 
51
cdl_package CYGPKG_DEVS_FLASH_IPAQ {
52
    display       "Intel SA1110 (iPAQ) FLASH memory support"
53
    description   "FLASH memory device support for Intel StrongARM SA-1110"
54
 
55
    parent        CYGPKG_IO_FLASH
56
    active_if     CYGPKG_IO_FLASH
57
    requires      CYGPKG_HAL_ARM_SA11X0_IPAQ
58
 
59
    requires      CYGPKG_DEVS_FLASH_STRATA
60
 
61
    implements    CYGHWR_IO_FLASH_BLOCK_LOCKING
62
 
63
    compile       ipaq_flash.c
64
 
65
    include_dir   cyg/io
66
 
67
    # Arguably this should do in the generic package
68
    # but then there is a logic loop so you can never enable it.
69
    cdl_interface CYGINT_DEVS_FLASH_STRATA_REQUIRED {
70
        display   "Generic StrataFLASH driver required"
71
    }
72
 
73
    implements    CYGINT_DEVS_FLASH_STRATA_REQUIRED
74
 
75
    define_proc {
76
        puts $::cdl_system_header "/***** strataflash driver proc output start *****/"
77
        puts $::cdl_system_header "#define CYGDAT_DEVS_FLASH_STRATA_INL "
78
        puts $::cdl_system_header "#define CYGDAT_DEVS_FLASH_STRATA_CFG "
79
        puts $::cdl_system_header "// External functions"
80
        puts $::cdl_system_header "#define CYGIMP_FLASH_ENABLE     ipaq_flash_enable"
81
        puts $::cdl_system_header "#define CYGIMP_FLASH_DISABLE    ipaq_flash_disable"
82
        puts $::cdl_system_header "/*****  strataflash driver proc output end  *****/"
83
    }
84
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.