OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [serial/] [arm/] [edb7xxx/] [current/] [src/] [edb7xxx_serial.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_ARM_EDB7XXX_SERIAL_H
2
#define CYGONCE_ARM_EDB7XXX_SERIAL_H
3
 
4
// ====================================================================
5
//
6
//      edb7xxx_serial.h
7
//
8
//      Device I/O - Description of Cirrus Logic EDB7XXX serial hardware
9
//
10
// ====================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
// ====================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):           gthomas
46
// Contributors:        gthomas
47
// Date:        1999-02-04
48
// Purpose:     Internal interfaces for serial I/O drivers
49
// Description:
50
//
51
//####DESCRIPTIONEND####
52
//
53
// ====================================================================
54
 
55
// Description of serial ports on Cirrus Logic EDB7XXX
56
 
57
#include <cyg/hal/hal_edb7xxx.h>  // Hardware definitions
58
 
59
static unsigned int select_word_length[] = {
60
    UBLCR_WRDLEN5,    // 5 bits / word (char)
61
    UBLCR_WRDLEN6,
62
    UBLCR_WRDLEN7,
63
    UBLCR_WRDLEN8
64
};
65
 
66
static unsigned int select_stop_bits[] = {
67
    0,
68
    0,              // 1 stop bit
69
    0,              // 1.5 stop bit
70
    UBLCR_XSTOP     // 2 stop bits
71
};
72
 
73
static unsigned int select_parity[] = {
74
    0,                             // No parity
75
    UBLCR_PRTEN|UBLCR_EVENPRT,     // Even parity
76
    UBLCR_PRTEN,                   // Odd parity
77
    0,                             // Mark parity
78
    0,                             // Space parity
79
};
80
 
81
// Baud rate values, based on PLL clock
82
 
83
static cyg_int32 select_baud[] = {
84
    0,      // Unused
85
    50,     // 50
86
    75,     // 75
87
    110,    // 110
88
    0,      // 134.5
89
    150,    // 150
90
    200,    // 200
91
    300,    // 300
92
    600,    // 600
93
    1200,   // 1200
94
    1800,   // 1800
95
    2400,   // 2400
96
    3600,   // 3600
97
    4800,   // 4800
98
    7200,   // 7200
99
    9600,   // 9600
100
    14400,  // 14400
101
    19200,  // 19200
102
    38400,  // 38400
103
    57600,  // 57600
104
    115200, // 115200
105
    0,      // 230400
106
};
107
 
108
#endif // CYGONCE_ARM_EDB7XXX_SERIAL_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.