OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [serial/] [arm/] [iq80321/] [current/] [include/] [arm_iq80321_ser.inl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//==========================================================================
2
//
3
//      io/serial/arm/arm_iq80321_ser.inl
4
//
5
//      IQ80321 Serial I/O definitions
6
//
7
//==========================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later
16
// version.
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
// for more details.
22
//
23
// You should have received a copy of the GNU General Public License
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
//
27
// As a special exception, if other files instantiate templates or use
28
// macros or inline functions from this file, or you compile this file
29
// and link it with other works to produce a work based on this file,
30
// this file does not by itself cause the resulting work to be covered by
31
// the GNU General Public License. However the source code for this file
32
// must still be made available in accordance with section (3) of the GNU
33
// General Public License v2.
34
//
35
// This exception does not invalidate any other reasons why a work based
36
// on this file might be covered by the GNU General Public License.
37
// -------------------------------------------
38
// ####ECOSGPLCOPYRIGHTEND####
39
//==========================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):    msalter
43
// Contributors: msalter
44
// Date:         2000-10-10
45
// Purpose:      IQ80321 Serial I/O module (interrupt driven version)
46
// Description:
47
//
48
//####DESCRIPTIONEND####
49
//
50
//==========================================================================
51
 
52
#include 
53
#include             // platform definitions
54
 
55
//-----------------------------------------------------------------------------
56
// Baud rate specification
57
 
58
static unsigned short select_baud[] = {
59
    0,    // Unused
60
    0,    // 50
61
    0,    // 75
62
    1047, // 110
63
    0,    // 134.5
64
    768,  // 150
65
    0,    // 200
66
    384,  // 300
67
    192,  // 600
68
    96,   // 1200
69
    24,   // 1800
70
    48,   // 2400
71
    0,    // 3600
72
    24,   // 4800
73
    16,   // 7200
74
    12,   // 9600
75
    8,    // 14400
76
    6,    // 19200
77
    3,    // 38400
78
    2,    // 57600
79
    1,    // 115200
80
};
81
 
82
#ifdef CYGPKG_IO_SERIAL_ARM_IQ80321_SERIAL0
83
static pc_serial_info iq80321_serial_info0 = {IQ80321_UART_ADDR,
84
                                          CYGNUM_HAL_INTERRUPT_UART};
85
#if CYGNUM_IO_SERIAL_ARM_IQ80321_SERIAL0_BUFSIZE > 0
86
static unsigned char iq80321_serial_out_buf0[CYGNUM_IO_SERIAL_ARM_IQ80321_SERIAL0_BUFSIZE];
87
static unsigned char iq80321_serial_in_buf0[CYGNUM_IO_SERIAL_ARM_IQ80321_SERIAL0_BUFSIZE];
88
 
89
static SERIAL_CHANNEL_USING_INTERRUPTS(iq80321_serial_channel0,
90
                                       pc_serial_funs,
91
                                       iq80321_serial_info0,
92
                                       CYG_SERIAL_BAUD_RATE(CYGNUM_IO_SERIAL_ARM_IQ80321_SERIAL0_BAUD),
93
                                       CYG_SERIAL_STOP_DEFAULT,
94
                                       CYG_SERIAL_PARITY_DEFAULT,
95
                                       CYG_SERIAL_WORD_LENGTH_DEFAULT,
96
                                       CYG_SERIAL_FLAGS_DEFAULT,
97
                                       &iq80321_serial_out_buf0[0], sizeof(iq80321_serial_out_buf0),
98
                                       &iq80321_serial_in_buf0[0], sizeof(iq80321_serial_in_buf0)
99
    );
100
#else
101
static SERIAL_CHANNEL(iq80321_serial_channel0,
102
                      pc_serial_funs,
103
                      iq80321_serial_info0,
104
                      CYG_SERIAL_BAUD_RATE(CYGNUM_IO_SERIAL_ARM_IQ80321_SERIAL0_BAUD),
105
                      CYG_SERIAL_STOP_DEFAULT,
106
                      CYG_SERIAL_PARITY_DEFAULT,
107
                      CYG_SERIAL_WORD_LENGTH_DEFAULT,
108
                      CYG_SERIAL_FLAGS_DEFAULT
109
    );
110
#endif
111
 
112
DEVTAB_ENTRY(iq80321_serial_io0,
113
             CYGDAT_IO_SERIAL_ARM_IQ80321_SERIAL0_NAME,
114
             0,                     // Does not depend on a lower level interface
115
             &cyg_io_serial_devio,
116
             pc_serial_init,
117
             pc_serial_lookup,     // Serial driver may need initializing
118
             &iq80321_serial_channel0
119
    );
120
#endif //  CYGPKG_IO_SERIAL_ARM_IQ80321_SERIAL0
121
 
122
// EOF arm_iq80321_ser.inl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.