OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [serial/] [freescale/] [uart/] [drv/] [current/] [cdl/] [ser_freescale_uart.cdl] - Blame information for rev 810

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      ser_freescale_uart.cdl
4
#
5
#      eCos serial Freescale UART configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 2011 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      Ilija Kocho 
43
# Original data:
44
# Contributors:
45
# Date:           2011-02-12
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
 
51
cdl_package CYGPKG_IO_SERIAL_FREESCALE_UART {
52
    display       "Freescale UART device driver"
53
 
54
    parent        CYGPKG_IO_SERIAL_DEVICES
55
    active_if     CYGPKG_IO_SERIAL
56
    requires      CYGPKG_IO_SERIAL_FREESCALE_UART_HDR
57
    requires      CYGPKG_ERROR
58
 
59
    include_dir   cyg/io
60
 
61
    description   "
62
        This option enables the serial device drivers for the
63
        Freescale UART, an on-chip serial controller found on some
64
        freescale microcontrollers such as Kinetis, etc."
65
 
66
    compile       -library=libextras.a   ser_freescale_uart.c
67
 
68
    define_proc {
69
        puts $::cdl_system_header "/***** serial driver proc output start *****/"
70
        puts $::cdl_system_header "#define CYGDAT_IO_SERIAL_DEVICE_HEADER "
71
        puts $::cdl_system_header "/*****  serial driver proc output end  *****/"
72
    }
73
 
74
    # Support up to 6 on-chip UART modules. The number may vary between
75
    # processor variants so it is easy to update this here
76
    for { set ::channel 0 } { $::channel < 6 } { incr ::channel } {
77
 
78
        cdl_interface CYGINT_IO_SERIAL_FREESCALE_UART[set ::channel] {
79
            display     "Platform provides UART [set ::channel]"
80
            flavor      bool
81
            description "
82
                This interface will be implemented if the specific
83
                controller being used has on-chip UART [set ::channel], and if
84
                that UART is accessible on the target hardware."
85
        }
86
 
87
        cdl_component CYGPKG_IO_SERIAL_FREESCALE_UART[set ::channel] {
88
            display       "Freescale UART port [set ::channel] driver"
89
            flavor        bool
90
            active_if     CYGINT_IO_SERIAL_FREESCALE_UART[set ::channel]
91
            default_value CYGINT_IO_SERIAL_FREESCALE_UART[set ::channel]
92
            implements    CYGINT_IO_SERIAL_TTY_TTY[set ::channel]
93
            description   "
94
                This option includes the serial device driver for Freescale
95
                UART port [set ::channel]."
96
 
97
            cdl_option CYGDAT_IO_SERIAL_FREESCALE_UART[set ::channel]_NAME {
98
                display       "Device name for Freescale UART port [set ::channel]"
99
                flavor        data
100
                default_value [ format {"\"/dev/ser%d\""} $::channel ]
101
                description   "
102
                    This option specifies the device name for
103
                    Freescale UART port [set ::channel]."
104
            }
105
 
106
            cdl_option CYGNUM_IO_SERIAL_FREESCALE_UART[set ::channel]_BAUD {
107
                display       "Baud rate for the Freescale UART port [set ::channel] driver"
108
                flavor        data
109
                legal_values  { 300 600 1200 2400 4800 9600 14400 19200 38400
110
                    57600 115200 230400 }
111
                default_value 38400
112
                description "
113
                    This option specifies the default baud rate for the
114
                    UART port [set ::channel]."
115
            }
116
 
117
            cdl_option CYGNUM_IO_SERIAL_FREESCALE_UART[set ::channel]_BUFSIZE {
118
                display       "Buffer size for the Freescale UART port [set ::channel] driver"
119
                flavor        data
120
                legal_values  0 to 8192
121
                default_value 128
122
                description   "
123
                    This option specifies the size of the internal buffers used
124
                    for Freescale UART port [set ::channel]."
125
            }
126
 
127
            cdl_option CYGNUM_IO_SERIAL_FREESCALE_UART[set ::channel]_INT_PRIORITY {
128
                display      "Freescale UART port [set ::channel] interrupt priority"
129
                flavor       data
130
                default_value CYGNUM_IO_SERIAL_FREESCALE_UART[set ::channel]_INT_PRIORITY_SP
131
                description   "
132
                    This option selects the interupt priority for the
133
                    UART [set ::channel] interrupts."
134
            }
135
        }
136
    }
137
 
138
    cdl_component CYGDAT_IO_SERIAL_TTY_ADD_INL {
139
        display "Freescale TTY devices beyond #3"
140
        parent CYGPKG_IO_SERIAL
141
        active_if CYGPKG_IO_SERIAL_TTY
142
        flavor data
143
        calculated { "" }
144
 
145
 
146
        cdl_component CYGPKG_IO_SERIAL_TTY_TTY4 {
147
            display       "TTY mode channel #4"
148
            flavor        bool
149
            parent        CYGPKG_IO_SERIAL_TTY
150
            active_if     CYGPKG_IO_SERIAL_TTY
151
            default_value 0
152
            description   "
153
                This option causes '/dev/tty4', which is provided by Freescale
154
                UART, to be included in the standard drivers."
155
 
156
            cdl_option CYGDAT_IO_SERIAL_TTY_TTY4_DEV {
157
                display       "TTY mode channel #4 device"
158
                flavor        data
159
                default_value { "\"/dev/ser4\"" }
160
                description   "
161
                    This option selects the physical device to use for
162
                    '/dev/tty4'."
163
            }
164
        }
165
 
166
        cdl_component CYGPKG_IO_SERIAL_TTY_TTY5 {
167
            display       "TTY mode channel #5"
168
            flavor        bool
169
            parent        CYGPKG_IO_SERIAL_TTY
170
            active_if     CYGPKG_IO_SERIAL_TTY
171
            default_value 0
172
            description   "
173
                This option causes '/dev/tty5', which is provided by Freescale
174
                UART, to be included in the standard drivers."
175
 
176
            cdl_option CYGDAT_IO_SERIAL_TTY_TTY5_DEV {
177
                display       "TTY mode channel #5 device"
178
                flavor        data
179
                default_value { "\"/dev/ser5\"" }
180
                description   "
181
                    This option selects the physical device to use for
182
                    '/dev/tty5'."
183
            }
184
        }
185
    }
186
 
187
    cdl_component CYGDAT_IO_SERIAL_TERMIOS_ADD_INL {
188
        display "Freescale TERMIOS devices beyond #3"
189
        parent CYGPKG_IO_SERIAL
190
        active_if CYGPKG_IO_SERIAL_TERMIOS
191
        flavor data
192
        calculated { "" }
193
 
194
        cdl_component CYGPKG_IO_SERIAL_TERMIOS_TERMIOS4 {
195
            display       "Termios TTY channel #4"
196
            flavor        bool
197
            default_value 0
198
            implements    CYGINT_IO_SERIAL_TERMIOS_TERMIOS_TTY
199
            parent        CYGPKG_IO_SERIAL_TERMIOS
200
            active_if     CYGPKG_IO_SERIAL_TERMIOS
201
            description   "
202
                This option causes '/dev/termios4' to be included in the
203
                standard drivers."
204
 
205
            cdl_option CYGDAT_IO_SERIAL_TERMIOS_TERMIOS4_DEV {
206
                display       "Termios TTY channel #4 device"
207
                flavor        data
208
                default_value {"\"/dev/ser4\""}
209
                description   "
210
                    This option selects the physical device to use for
211
                    '/dev/termios4'."
212
            }
213
        }
214
 
215
        cdl_component CYGPKG_IO_SERIAL_TERMIOS_TERMIOS5 {
216
            display       "Termios TTY channel #5"
217
            flavor        bool
218
            default_value 0
219
            implements    CYGINT_IO_SERIAL_TERMIOS_TERMIOS_TTY
220
            parent        CYGPKG_IO_SERIAL_TERMIOS
221
            active_if     CYGPKG_IO_SERIAL_TERMIOS
222
            description   "
223
                This option causes '/dev/termios5' to be included in the
224
                standard drivers."
225
 
226
            cdl_option CYGDAT_IO_SERIAL_TERMIOS_TERMIOS5_DEV {
227
                display       "Termios TTY channel #5 device"
228
                flavor        data
229
                default_value {"\"/dev/ser5\""}
230
                description   "
231
                    This option selects the physical device to use for
232
                    '/dev/termios5'."
233
            }
234
        }
235
    }
236
 
237
    cdl_component CYGPKG_IO_SERIAL_FREESCALE_UART_OPTIONS {
238
        display "Serial device driver build options"
239
        flavor  none
240
        description   "
241
            Package specific build options including control over
242
            compiler flags used only in building this package,
243
            and details of which tests are built."
244
 
245
        cdl_option CYGPKG_IO_SERIAL_FREESCALE_UART_CFLAGS_ADD {
246
            display "Additional compiler flags"
247
            flavor  data
248
            no_define
249
            default_value { "" }
250
            description   "
251
                This option modifies the set of compiler flags for
252
                building these serial device drivers. These flags are
253
                used in addition to the set of global flags."
254
        }
255
 
256
        cdl_option CYGPKG_IO_SERIAL_FREESCALE_UART_CFLAGS_REMOVE {
257
            display "Suppressed compiler flags"
258
            flavor  data
259
            no_define
260
            default_value { "" }
261
            description   "
262
                This option modifies the set of compiler flags for
263
                building these serial device drivers. These flags are
264
                removed from the set of global flags if present."
265
        }
266
    }
267
}
268
 
269
# EOF ser_freescale_uart.cdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.