OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [serial/] [loop/] [current/] [cdl/] [ser_loop.cdl] - Blame information for rev 838

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      ser_loop.cdl
4
#
5
#      eCos serial LOOP configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002, 2009 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      jskov
43
# Original data:  gthomas
44
# Contributors:
45
# Date:           1999-07-07
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
 
51
cdl_package CYGPKG_IO_SERIAL_LOOP {
52
    display       "Loop serial device drivers"
53
 
54
    parent        CYGPKG_IO_SERIAL_DEVICES
55
    active_if     CYGPKG_IO_SERIAL
56
    requires      CYGPKG_ERROR
57
    include_dir   cyg/io
58
    include_files ; # none _exported_ whatsoever
59
 
60
    description   "
61
       This package contains the loop serial device driver."
62
 
63
    compile       -library=libextras.a loop_serial.c
64
 
65
    # FIXME: Bad name
66
    cdl_option CYGPKG_IO_SERIAL_LOOP_POLLED_MODE {
67
        display       "LOOP polled mode serial drivers"
68
        flavor        bool
69
        default_value 0
70
        description   "
71
            If asserted, this option specifies that the serial loop device
72
            drivers for the should be polled-mode instead of
73
            interrupt driven."
74
    }
75
 
76
    cdl_component CYGPKG_IO_SERIAL_LOOP_SERIAL0 {
77
        display       "LOOP serial port 0 driver"
78
        flavor        bool
79
        default_value 0
80
        description   "
81
            This option includes the serial loop device driver for port 0."
82
 
83
        cdl_option CYGDAT_IO_SERIAL_LOOP_SERIAL0_NAME {
84
            display       "Device name for LOOP serial port 0"
85
            flavor        data
86
            default_value {"\"/dev/ser0\""}
87
            description   "
88
                This option specifies the first loop device name."
89
        }
90
 
91
        cdl_option CYGNUM_IO_SERIAL_LOOP_SERIAL0_BAUD {
92
            display       "Baud rate for the LOOP serial port 0 driver"
93
            flavor        data
94
            legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800
95
                            2400 3600 4800 7200 9600 14400 19200 38400
96
                            57600 115200 230400
97
            }
98
            default_value 38400
99
            description   "
100
                This option specifies the default baud rate (speed) for the
101
                LOOP port 0."
102
        }
103
 
104
        cdl_option CYGNUM_IO_SERIAL_LOOP_SERIAL0_BUFSIZE {
105
            display       "Buffer size for the LOOP serial port 0 driver"
106
            flavor        data
107
            legal_values  0 to 8192
108
            default_value 128
109
            description   "
110
                This option specifies the size of the internal buffers used
111
                for the LOOP port 0."
112
        }
113
    }
114
 
115
    cdl_component CYGPKG_IO_SERIAL_LOOP_SERIAL1 {
116
        display       "LOOP serial port 1 driver"
117
        flavor        bool
118
        default_value 0
119
        description   "
120
            This option includes the serial device driver for port 1 on
121
            the LOOP."
122
 
123
        cdl_option CYGDAT_IO_SERIAL_LOOP_SERIAL1_NAME {
124
            display       "Device name for LOOP serial port 1"
125
            flavor        data
126
            default_value {"\"/dev/ser1\""}
127
            description   "
128
                This option specifies the device name port 1 on the LOOP."
129
        }
130
 
131
        cdl_option CYGNUM_IO_SERIAL_LOOP_SERIAL1_BAUD {
132
            display       "Baud rate for the LOOP serial port 1 driver"
133
            flavor        data
134
            legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800
135
                            2400 3600 4800 7200 9600 14400 19200 38400
136
                            57600 115200 230400
137
            }
138
            default_value 38400
139
            description   "
140
                This option specifies the default baud rate (speed) for the
141
                LOOP port 1."
142
        }
143
 
144
        cdl_option CYGNUM_IO_SERIAL_LOOP_SERIAL1_BUFSIZE {
145
            display       "Buffer size for the LOOP serial port 1 driver"
146
            flavor        data
147
            legal_values  0 to 8192
148
            default_value 128
149
            description   "
150
                This option specifies the size of the internal buffers used
151
                for the LOOP port 1."
152
        }
153
    }
154
 
155
    cdl_component CYGPKG_IO_SERIAL_LOOP_OPTIONS {
156
        display "Serial device driver build options"
157
        flavor  none
158
        description   "
159
            Package specific build options including control over
160
            compiler flags used only in building this package,
161
            and details of which tests are built."
162
 
163
 
164
        cdl_option CYGPKG_IO_SERIAL_LOOP_CFLAGS_ADD {
165
            display "Additional compiler flags"
166
            flavor  data
167
            no_define
168
            default_value { "" }
169
            description   "
170
                This option modifies the set of compiler flags for
171
                building these serial device drivers. These flags
172
                are used in addition to the set of global flags."
173
        }
174
 
175
        cdl_option CYGPKG_IO_SERIAL_LOOP_CFLAGS_REMOVE {
176
            display "Suppressed compiler flags"
177
            flavor  data
178
            no_define
179
            default_value { "" }
180
            description   "
181
                This option modifies the set of compiler flags for
182
                building these serial device drivers. These flags are
183
                removed from the set of global flags if present."
184
        }
185
    }
186
}
187
 
188
# EOF ser_loop.cdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.