| 1 |
786 |
skrzyp |
# ====================================================================
|
| 2 |
|
|
#
|
| 3 |
|
|
# spi_lpc2xxx.cdl
|
| 4 |
|
|
#
|
| 5 |
|
|
# SPI driver for LPC2xxx
|
| 6 |
|
|
#
|
| 7 |
|
|
# ====================================================================
|
| 8 |
|
|
## ####ECOSGPLCOPYRIGHTBEGIN####
|
| 9 |
|
|
## -------------------------------------------
|
| 10 |
|
|
## This file is part of eCos, the Embedded Configurable Operating System.
|
| 11 |
|
|
## Copyright (C) 1998, 1999, 2000, 2001, 2002 ,2009 Free Software Foundation, Inc.
|
| 12 |
|
|
##
|
| 13 |
|
|
## eCos is free software; you can redistribute it and/or modify it under
|
| 14 |
|
|
## the terms of the GNU General Public License as published by the Free
|
| 15 |
|
|
## Software Foundation; either version 2 or (at your option) any later
|
| 16 |
|
|
## version.
|
| 17 |
|
|
##
|
| 18 |
|
|
## eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 19 |
|
|
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 20 |
|
|
## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 21 |
|
|
## for more details.
|
| 22 |
|
|
##
|
| 23 |
|
|
## You should have received a copy of the GNU General Public License
|
| 24 |
|
|
## along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 25 |
|
|
## 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 26 |
|
|
##
|
| 27 |
|
|
## As a special exception, if other files instantiate templates or use
|
| 28 |
|
|
## macros or inline functions from this file, or you compile this file
|
| 29 |
|
|
## and link it with other works to produce a work based on this file,
|
| 30 |
|
|
## this file does not by itself cause the resulting work to be covered by
|
| 31 |
|
|
## the GNU General Public License. However the source code for this file
|
| 32 |
|
|
## must still be made available in accordance with section (3) of the GNU
|
| 33 |
|
|
## General Public License v2.
|
| 34 |
|
|
##
|
| 35 |
|
|
## This exception does not invalidate any other reasons why a work based
|
| 36 |
|
|
## on this file might be covered by the GNU General Public License.
|
| 37 |
|
|
## -------------------------------------------
|
| 38 |
|
|
## ####ECOSGPLCOPYRIGHTEND####
|
| 39 |
|
|
# ====================================================================
|
| 40 |
|
|
######DESCRIPTIONBEGIN####
|
| 41 |
|
|
#
|
| 42 |
|
|
# Author(s): Hans Rosenfeld
|
| 43 |
|
|
# Contributors:
|
| 44 |
|
|
# Date: 2007-07-12
|
| 45 |
|
|
#
|
| 46 |
|
|
#####DESCRIPTIONEND####
|
| 47 |
|
|
#
|
| 48 |
|
|
# ====================================================================
|
| 49 |
|
|
|
| 50 |
|
|
cdl_package CYGPKG_DEVS_SPI_ARM_LPC2XXX {
|
| 51 |
|
|
display "LPC2xxx SPI driver"
|
| 52 |
|
|
requires CYGPKG_HAL_ARM_LPC2XXX
|
| 53 |
|
|
|
| 54 |
|
|
parent CYGPKG_IO_SPI
|
| 55 |
|
|
active_if CYGPKG_IO_SPI
|
| 56 |
|
|
|
| 57 |
|
|
include_dir cyg/io
|
| 58 |
|
|
compile spi_lpc2xxx.cxx
|
| 59 |
|
|
|
| 60 |
|
|
cdl_component CYGPKG_DEVS_SPI_ARM_LPC2XXX_BUS0 {
|
| 61 |
|
|
display "Enable SPI interface 0"
|
| 62 |
|
|
flavor bool
|
| 63 |
|
|
default_value 1
|
| 64 |
|
|
description "The LPC2xxx controllers contain two SPI interfaces.
|
| 65 |
|
|
Enable this component to get support for SPI
|
| 66 |
|
|
interface 0."
|
| 67 |
|
|
|
| 68 |
|
|
cdl_option CYGNUM_IO_SPI_ARM_LPC2XXX_BUS0_INTPRIO {
|
| 69 |
|
|
display "Interrupt priority of the SPI bus 0 ISR"
|
| 70 |
|
|
flavor data
|
| 71 |
|
|
legal_values 0 to 15
|
| 72 |
|
|
default_value 12
|
| 73 |
|
|
requires { is_active(CYGNUM_IO_SPI_ARM_LPC2XXX_BUS1_INTPRIO)
|
| 74 |
|
|
implies (CYGNUM_IO_SPI_ARM_LPC2XXX_BUS0_INTPRIO !=
|
| 75 |
|
|
CYGNUM_IO_SPI_ARM_LPC2XXX_BUS1_INTPRIO)
|
| 76 |
|
|
}
|
| 77 |
|
|
description "
|
| 78 |
|
|
This option specifies the interrupt priority of the ISR of
|
| 79 |
|
|
the SPI bus 0 interrupt in the VIC. Slot 0 has the highest
|
| 80 |
|
|
priority and slot 15 the lowest."
|
| 81 |
|
|
}
|
| 82 |
|
|
}
|
| 83 |
|
|
|
| 84 |
|
|
cdl_component CYGPKG_DEVS_SPI_ARM_LPC2XXX_BUS1 {
|
| 85 |
|
|
display "Enable SPI interface 1"
|
| 86 |
|
|
flavor bool
|
| 87 |
|
|
default_value 1
|
| 88 |
|
|
description "The LPC2xxx controllers contain two SPI interfaces.
|
| 89 |
|
|
Enable this component to get support for SPI
|
| 90 |
|
|
interface 1."
|
| 91 |
|
|
|
| 92 |
|
|
cdl_option CYGNUM_IO_SPI_ARM_LPC2XXX_BUS1_INTPRIO {
|
| 93 |
|
|
display "Interrupt priority of the SPI bus 1 ISR"
|
| 94 |
|
|
flavor data
|
| 95 |
|
|
legal_values 0 to 15
|
| 96 |
|
|
default_value 13
|
| 97 |
|
|
description "
|
| 98 |
|
|
This option specifies the interrupt priority of the ISR of
|
| 99 |
|
|
the SPI bus 1 interrupt in the VIC. Slot 0 has the highest
|
| 100 |
|
|
priority and slot 15 the lowest."
|
| 101 |
|
|
}
|
| 102 |
|
|
}
|
| 103 |
|
|
}
|
