OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [usb/] [at91/] [current/] [src/] [bitops.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_USBS_AT91_BITOPS_H
2
#define CYGONCE_USBS_AT91_BITOPS_H
3
 
4
//==========================================================================
5
//
6
//      bitops.h
7
//
8
//      Hardware Bit manipulation macros for the AT91 USB device
9
//
10
//==========================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//==========================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    Oliver Munz
46
// Contributors: bartv
47
// Date:         2006-02-22
48
//
49
//####DESCRIPTIONEND####
50
//==========================================================================
51
 
52
// Set the given bits in a device register
53
#define SET_BITS(_register_, _bits_)          \
54
    CYG_MACRO_START                           \
55
    cyg_uint32 _value_;                       \
56
    HAL_READ_UINT32(_register_, _value_);     \
57
    _value_ |= _bits_;                        \
58
    HAL_WRITE_UINT32(_register_, _value_);    \
59
    CYG_MACRO_END
60
 
61
// Clear the given bits in a device register
62
#define CLEAR_BITS(_register_, _bits_)        \
63
    CYG_MACRO_START                           \
64
    cyg_uint32 _value_;                       \
65
    HAL_READ_UINT32(_register_, _value_);     \
66
    _value_ &= ~_bits_;                       \
67
    HAL_WRITE_UINT32(_register_, _value_);    \
68
    CYG_MACRO_END
69
 
70
#define BITS_ARE_SET(_register_, _bits)       \
71
    bits_are_set(_register_, _bits)
72
 
73
#define BITS_ARE_CLEARED(_register_, _bits)   \
74
    bits_are_cleared(_register_, _bits)
75
 
76
static inline cyg_bool
77
bits_are_set (cyg_addrword_t addr, cyg_uint32 bits)
78
{
79
  cyg_uint32 read;
80
 
81
  HAL_READ_UINT32 (addr, read);
82
 
83
  return (read & bits) == bits;
84
}
85
 
86
static inline cyg_bool
87
bits_are_cleared (cyg_addrword_t addr, cyg_uint32 bits)
88
{
89
  cyg_uint32 read;
90
 
91
  HAL_READ_UINT32 (addr, read);
92
 
93
  return (read | ~bits) == ~bits;
94
}
95
 
96
 
97
#endif // CYGONCE_USBS_AT91_BITOPS_H
98
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.