OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [usb/] [i386/] [SoRoD12/] [current/] [cdl/] [usbs_i386_sorod12.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#   usbs_i386_sorod12.cdl
4
#
5
#   Hardware specific parts for the SoRo D12 PC 104 USB card.
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 2003, 2004, 2006 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      Frank M. Pagliughi (fmp), SoRo Systems, Inc., asl
43
# Contributors:
44
# Date:           2006-04-27
45
#
46
#####DESCRIPTIONEND####
47
# ====================================================================
48
 
49
cdl_package CYGPKG_DEVS_USB_I386_SOROD12 {
50
    display     "Hardware specific part for SoRo D12 USB Device Driver"
51
    include_dir "cyg/io/usb"
52
    parent      CYGPKG_DEVS_USB_D12
53
 
54
    requires    { CYGIMP_DEVS_USB_D12_HW_ACCESS_HEADER ==
55
                  "" }
56
 
57
    cdl_option CYGSEM_DEVS_USB_I386_SOROD12_IO_MAPPED {
58
        display "I/O mapped."
59
        flavor  bool
60
        default_value 1
61
        description  "
62
            The PDIUSBD12 can be mapped into the processor's I/O space or memory
63
            space. If this is set the driver accesses the chip through HAL_READ
64
            and HAL_WRITE macros, otherwise it uses direct memory access."
65
    }
66
 
67
    cdl_option CYGNUM_DEVS_USB_I386_SOROD12_BASEADDR {
68
        display       "Base Address of D12 chip"
69
        flavor        data
70
        no_define
71
        legal_values  1 to 0xFF8
72
        default_value 544
73
        active_if     CYGFUN_DEVS_USB_D12_EP0
74
        requires      { CYGNUM_DEVS_USB_D12_BASEADDR ==
75
                        CYGNUM_DEVS_USB_I386_SOROD12_BASEADDR }
76
        description "
77
            The base memory or I/O address where the USB chip resides."
78
    }
79
 
80
    cdl_option CYGNUM_DEVS_USB_I386_SORODD12_IRQ {
81
        display       "IRQ for the D12 chip"
82
        flavor        data
83
        no_define
84
        legal_values  { 3 5 7 }
85
        default_value 5
86
        active_if     CYGFUN_DEVS_USB_D12_EP0
87
        requires      { CYGNUM_DEVS_USB_D12_IRQ ==
88
                        CYGNUM_DEVS_USB_I386_SORODD12_IRQ }
89
        description "
90
            The IRQ assigned to the D12 chip."
91
    }
92
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.