OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [usb/] [sa11x0/] [current/] [cdl/] [usbs_sa11x0.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      usbs_sa11x0.cdl
4
#
5
#      SA11X0 USB support.
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      bartv
43
# Original data:  bartv
44
# Contributors:
45
# Date:           2000-10-04
46
#
47
#####DESCRIPTIONEND####
48
# ====================================================================
49
 
50
cdl_package CYGPKG_DEVS_USB_SA11X0 {
51
    display     "SA11X0 USB Device Driver"
52
    include_dir "cyg/io/usb"
53
    parent      CYGPKG_USB
54
    implements  CYGHWR_IO_USB_SLAVE
55
    doc         ref/devs-usb-sa11x0.html
56
 
57
    # Make sure that we are running on the right hardware.
58
    requires CYGPKG_HAL_ARM
59
    requires CYGPKG_HAL_ARM_SA11X0
60
 
61
 
62
    description "
63
        The on-chip serial port 0 on the SA11X0 implements a USB
64
        device controller, facilitating the use of this processor
65
        in USB peripherals. This package provides a suitable eCos
66
        device driver."
67
 
68
 
69
    cdl_option CYGFUN_DEVS_USB_SA11X0_EP0 {
70
        display       "Support the control endpoint 0"
71
        default_value CYGINT_IO_USB_SLAVE_CLIENTS
72
        # And the USB support packages
73
        requires      CYGPKG_IO_USB CYGPKG_IO_USB_SLAVE
74
        compile       usbs_sa11x0.c
75
        compile       -library=libextras.a usbs_sa11x0_data.cxx
76
        description "
77
            Enable support for endpoint 0. If this support is disabled
78
            then the entire USB port is unusable."
79
    }
80
 
81
    cdl_option CYGVAR_DEVS_USB_SA11X0_EP0_DEVTAB_ENTRY {
82
        display       "Provide a devtab entry for endpoint 0"
83
        default_value CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES
84
        requires      CYGPKG_IO
85
        description "
86
            If endpoint 0 will only be accessed via the low-level
87
            USB-specific calls then there is no need for an entry
88
            in the device table, saving some memory. If the
89
            application intends to access the endpoint by means
90
            of open and ioctl calls then a devtab entry is needed.
91
        "
92
    }
93
 
94
    cdl_component CYGPKG_DEVS_USB_SA11X0_EP1 {
95
        display       "Support endpoint 1, used for host->slave communications"
96
        implements    CYGHWR_IO_USB_SLAVE_OUT_ENDPOINTS
97
        requires      CYGFUN_DEVS_USB_SA11X0_EP0
98
        default_value CYGFUN_DEVS_USB_SA11X0_EP0
99
        description "
100
            In the SA11X0 USB implementation endpoint 1 can only be
101
            used for host->slave communication. If the intended application
102
            only involves slave->host transfers then the support for
103
            endpoint 1 can be disabled. Note that this does not affect
104
            control messages which always go via endpoint 0."
105
 
106
        cdl_option CYGNUM_DEVS_USB_SA11X0_EP1_DMA_CHANNEL {
107
            display       "Control DMA usage for endpoint 1"
108
            flavor        booldata
109
            legal_values  0 to 5
110
            default_value 4
111
            description "
112
                In the SA11X0 USB implementation endpoint 1 only has
113
                a 20-byte fifo. If the application only involves
114
                small transfers then this may prove sufficient, but
115
                for larger transfers the use of a DMA engine is
116
                mandated. This configuration option allows the
117
                use of DMA engine to be disabled or enabled, and the
118
                specific DMA channel to be selected. The SA11X0
119
                supports 6 DMA channels numbered 0 to 5. If DMA
120
                is enabled for endpoint 1 then the selected channel
121
                cannot be used by any other code."
122
        }
123
 
124
        cdl_option CYGVAR_DEVS_USB_SA11X0_EP1_DEVTAB_ENTRY {
125
            display       "Provide a devtab entry for endpoint 1"
126
            default_value CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES
127
            requires      CYGPKG_IO
128
            description "
129
                If endpoint 1 will only be accessed via the low-level
130
                USB-specific calls then there is no need for an entry
131
                in the device table, saving some memory. If the
132
                application intends to access the endpoint by means
133
                of open and read calls then a devtab entry is needed.
134
            "
135
        }
136
    }
137
 
138
    cdl_component CYGPKG_DEVS_USB_SA11X0_EP2 {
139
        display       "Support endpoint 2, used for slave->host communications"
140
        implements CYGHWR_IO_USB_SLAVE_IN_ENDPOINTS
141
        requires      CYGFUN_DEVS_USB_SA11X0_EP0
142
        default_value CYGFUN_DEVS_USB_SA11X0_EP0
143
        description "
144
            In the SA11X0 USB implementation endpoint 2 can only be
145
            used for slave->host communication. If the intended application
146
            only involves host->slave transfers then the support for
147
            endpoint 2 can be disabled. Note that this does not affect
148
            control messages which always go via endpoint 0."
149
 
150
        cdl_option CYGNUM_DEVS_USB_SA11X0_EP2_DMA_CHANNEL {
151
            display       "Control DMA usage for endpoint 2"
152
            flavor        booldata
153
            legal_values  0 to 5
154
            default_value 5
155
            description "
156
                In the SA11X0 USB implementation endpoint 2 only has
157
                a 16-byte fifo. If the application only involves
158
                small transfers then this may prove sufficient, but
159
                for larger transfers the use of a DMA engine is
160
                mandated. This configuration option allows the
161
                use of DMA engine to be disabled or enabled, and the
162
                specific DMA channel to be selected. The SA11X0
163
                supports 6 DMA channels numbered 0 to 5. If DMA
164
                is enabled for endpoint 2 then the selected channel
165
                cannot be used by any other code."
166
        }
167
 
168
        cdl_option CYGVAR_DEVS_USB_SA11X0_EP2_DEVTAB_ENTRY {
169
            display       "Provide a devtab entry for endpoint 2"
170
            default_value CYGGLO_IO_USB_SLAVE_PROVIDE_DEVTAB_ENTRIES
171
            requires      CYGPKG_IO
172
            description "
173
                If endpoint 2 will only be accessed via the low-level
174
                USB-specific calls then there is no need for an entry
175
                in the device table, saving some memory. If the
176
                application intends to access the endpoint by means
177
                of open and write calls then a devtab entry is needed.
178
            "
179
        }
180
    }
181
 
182
    cdl_option CYGDAT_DEVS_USB_SA11X0_DEVTAB_BASENAME {
183
        display       "Base name for devtab entries"
184
        flavor        data
185
        active_if     { CYGVAR_DEVS_USB_SA11X0_EP0_DEVTAB_ENTRY ||
186
                        CYGVAR_DEVS_USB_SA11X0_EP1_DEVTAB_ENTRY ||
187
                        CYGVAR_DEVS_USB_SA11X0_EP2_DEVTAB_ENTRY
188
        }
189
        default_value { "\"/dev/usbs\"" }
190
        description "
191
            If the SA11X0 USB device driver package provides devtab
192
            entries for any of the endpoints then this option gives
193
            control over the names of these entries. By default the
194
            endpoints will be called \"/dev/usbs0c\", \"/dev/usbs1r\"
195
            and \"/dev/usbs2w\" (assuming all three endpoints are
196
            enabled. The common part \"/dev/usbs\" is determined
197
            by this configuration option. It may be necessary to
198
            change this if there are multiple USB slave-side
199
            devices on the target hardware to prevent a name clash.
200
        "
201
    }
202
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.