OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [wallclock/] [synth/] [current/] [ChangeLog] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
2003-10-06  Savin Zlobec 
2
 
3
    * cdl/wallclock_synth.cdl:
4
    * src/wallclock_synth.cxx:
5
    Implemented set_get mode.
6
 
7
2003-10-02  Savin Zlobec 
8
 
9
    * cdl/wallclock_synth.cdl:
10
    * src/wallclock_synth.cxx:
11
    Created wallclock driver for synthetic target.
12
 
13
//===========================================================================
14
// ####GPLCOPYRIGHTBEGIN####
15
// -------------------------------------------
16
// This file is part of eCos, the Embedded Configurable Operating System.
17
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
18
//
19
// This program is free software; you can redistribute it and/or modify
20
// it under the terms of the GNU General Public License as published by
21
// the Free Software Foundation; either version 2 or (at your option) any
22
// later version.
23
//
24
// This program is distributed in the hope that it will be useful, but
25
// WITHOUT ANY WARRANTY; without even the implied warranty of
26
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
27
// General Public License for more details.
28
//
29
// You should have received a copy of the GNU General Public License
30
// along with this program; if not, write to the
31
// Free Software Foundation, Inc., 51 Franklin Street,
32
// Fifth Floor, Boston, MA  02110-1301, USA.
33
// -------------------------------------------
34
// ####GPLCOPYRIGHTEND####
35
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.