OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [arm9/] [aaed2000/] [current/] [cdl/] [hal_arm_arm9_aaed2000.cdl] - Blame information for rev 853

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_arm_arm9_aaed2000.cdl
4
#
5
#      Agilent AAED2000 platform HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      gthomas
43
# Original data:  gthomas
44
# Contributors:
45
# Date:           2001-10-27
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
cdl_package CYGPKG_HAL_ARM_ARM9_AAED2000 {
51
    display       "Agilent Aaed2000 evaluation board"
52
    parent        CYGPKG_HAL_ARM_ARM9
53
    requires      CYGPKG_HAL_ARM_ARM9_ARM920T
54
    hardware
55
    include_dir   cyg/hal
56
    define_header hal_arm_arm9_aaed2000.h
57
    description   "
58
        This HAL platform package provides generic
59
        support for the Agilent based board, known as 'aaed2000'."
60
 
61
    compile       aaed2000_misc.c hal_diag.c kbd_drvr.c
62
 
63
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
64
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
65
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
66
    implements    CYGINT_HAL_PLF_IF_INIT
67
 
68
 
69
    define_proc {
70
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H   "
71
        puts $::cdl_system_header "#define CYGBLD_HAL_VARIANT_H  "
72
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
73
 
74
        puts $::cdl_header "#define HAL_PLATFORM_CPU    \"ARM9\""
75
        puts $::cdl_header "#define HAL_PLATFORM_BOARD  \"AAED2000 system\""
76
        puts $::cdl_header "#define HAL_PLATFORM_EXTRA  \"\[\" __Xstr(CYGHWR_REDBOOT_BOOTMONITOR) \"\]\" "
77
        puts $::cdl_header "#define HAL_PLATFORM_MACHINE_TYPE  106"
78
    }
79
 
80
    cdl_component CYG_HAL_STARTUP {
81
        display       "Startup type"
82
        flavor        data
83
        default_value {"RAM"}
84
        legal_values  {"RAM" "ROM" "ROMRAM" }
85
        no_define
86
        define -file system.h CYG_HAL_STARTUP
87
        description   "
88
           When targetting the Aaed2000 eval board it is possible to build
89
           the system for either RAM bootstrap or ROM bootstrap(s). Select
90
           'ram' when building programs to load into RAM using eCos GDB
91
           stubs.  Select 'rom' when building a stand-alone application
92
           which will be put into ROM, or for the special case of
93
           building the eCos GDB stubs themselves."
94
    }
95
 
96
    cdl_component CYGNUM_HAL_ARM_AAED2000_CLOCK {
97
        display       "Board (CPU and bus) speed"
98
        flavor data
99
        legal_values  {"150/75MHz" "166/83MHz"}
100
        default_value {"150/75MHz"}
101
        description   "
102
            This option controls the CPU and bus frequencies. It
103
            does so by presetting the PLL details when one of the
104
            frequency combinations are selected. It's also possible
105
            to customize the PLL values by selecting 'Custom'
106
            and adjusting the options accordingly. See the 'Clock and Control'
107
            section of the CPU manual for further information."
108
 
109
        # Note: there are options for these settings, even though they
110
        # are compute. That's because I initially thought the cpu/bus
111
        # speed could be calculated properly - for now they are also
112
        # just set as a result of the _CLOCK choice.
113
        # See table 5-7 in the manual for the setting of these parameters.
114
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_REF {
115
            display       "CPU clock reference clock (crystal)"
116
            flavor        data
117
            calculated    14745600
118
            description   "
119
                This is the CPU reference clock. It is 14.7456MHz and
120
                cannot be changed."
121
        }
122
 
123
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_HCLKDIV {
124
            display       "CPU clock HCLKDIV"
125
            flavor        data
126
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 1 :
127
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 1 :
128
 
129
            description   "
130
                The HCLKDIV value."
131
        }
132
 
133
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_PREDIV {
134
            display       "CPU clock PREDIV"
135
            flavor        data
136
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 12 :
137
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 18 :
138
 
139
            description   "
140
                The PREDIV value."
141
        }
142
 
143
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_MAINDIV1 {
144
            display       "CPU clock MAINDIV1"
145
            flavor        data
146
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 13 :
147
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 13 :
148
 
149
            description   "
150
                The MAINDIV1 value."
151
        }
152
 
153
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_MAINDIV2 {
154
            display       "CPU clock MAINDIV2"
155
            flavor        data
156
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 17 :
157
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 28 :
158
 
159
            description   "
160
                The MAINDIV2 value."
161
        }
162
 
163
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_PCLKDIV {
164
            display       "CPU clock PCLKDIV"
165
            flavor        data
166
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 1 :
167
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 1 :
168
 
169
            description   "
170
                The PCLKDIV value."
171
        }
172
 
173
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_PS {
174
            display       "CPU clock PS"
175
            flavor        data
176
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 1 :
177
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 1 :
178
 
179
            description   "
180
                The PCLKDIV value."
181
        }
182
 
183
 
184
        cdl_option CYGNUM_HAL_ARM_AAED2000_CPU_CLOCK {
185
            display       "CPU speed"
186
            flavor        data
187
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 150890000 :
188
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 165888000 :
189
 
190
            description   "
191
            This is the actual CPU operating frequency."
192
        }
193
 
194
        cdl_option CYGNUM_HAL_ARM_AAED2000_BUS_CLOCK {
195
            display       "Bus speed"
196
            flavor        data
197
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ?  75445000 :
198
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ?  82944000 :
199
 
200
            description   "
201
            This is the actual bus operating frequency."
202
        }
203
    }
204
 
205
 
206
    # Real-time clock/counter specifics
207
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
208
        display       "Real-time clock constants"
209
        flavor        none
210
        no_define
211
 
212
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
213
            display       "Real-time clock numerator"
214
            flavor        data
215
            default_value 1000000000
216
        }
217
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
218
            display       "Real-time clock denominator"
219
            flavor        data
220
            default_value 100
221
        }
222
        # The timer used runs at 508kHz
223
        cdl_option CYGNUM_HAL_RTC_PERIOD {
224
            display       "Real-time clock period"
225
            flavor        data
226
            default_value ((508000/CYGNUM_HAL_RTC_DENOMINATOR)-1)
227
        }
228
    }
229
 
230
    cdl_component CYGSEM_AAED2000_LCD_SUPPORT {
231
        display        "Support LCD"
232
        flavor         bool
233
        default_value  1
234
        compile        lcd_support.c
235
        description    "
236
          Enabling this option will enable the use the LCD as a
237
          simple framebuffer, suitable for use with a windowing
238
          package."
239
 
240
        cdl_option  CYGSEM_AAED2000_LCD_PORTRAIT_MODE {
241
            display       "LCD portrait mode"
242
            flavor        bool
243
            default_value 0
244
            description   "
245
                Setting this option will orient the data on the LCD screen
246
                in portrait (480x640) mode."
247
        }
248
 
249
        cdl_component CYGSEM_AAED2000_LCD_COMM {
250
            display        "Support LCD/keyboard for comminication channel"
251
            active_if      CYGPKG_REDBOOT
252
            flavor         bool
253
            default_value  1
254
            description    "
255
              Enabling this option will use the LCD and keyboard for a
256
              communications channel, suitable for RedBoot, etc."
257
 
258
            cdl_option  CYGOPT_AAED2000_LCD_COMM_LOGO {
259
                display       "RedHat logo location"
260
                flavor        booldata
261
                legal_values  { "TOP" "BOTTOM" }
262
                default_value { "TOP" }
263
                description   "
264
                    Use this option to control where the RedHat logo is placed
265
                    on the LCD screen."
266
            }
267
        }
268
    }
269
 
270
 
271
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
272
        display       "Diagnostic serial port baud rate"
273
        flavor        data
274
        legal_values  9600 19200 38400 57600 115200
275
        default_value 38400
276
        description   "
277
            This option selects the baud rate used for the diagnostic port.
278
            Note: this should match the value chosen for the GDB port if the
279
            diagnostic and GDB port are the same."
280
    }
281
 
282
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
283
        display       "GDB serial port baud rate"
284
        flavor        data
285
        legal_values  9600 19200 38400 57600 115200
286
        default_value 38400
287
        description   "
288
            This option selects the baud rate used for the diagnostic port.
289
            Note: this should match the value chosen for the GDB port if the
290
            diagnostic and GDB port are the same."
291
    }
292
 
293
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
294
        display      "Number of communication channels on the board"
295
        flavor       data
296
        calculated   1+CYGSEM_AAED2000_LCD_COMM
297
    }
298
 
299
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
300
        display          "Debug serial port"
301
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
302
        flavor data
303
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
304
        default_value    0
305
        description      "
306
            The aaed2000 board has two serial ports. This option
307
            chooses which port will be used to connect to a host
308
            running GDB."
309
     }
310
 
311
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
312
         display      "Default console channel."
313
         flavor       data
314
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
315
         calculated   0
316
     }
317
 
318
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
319
         display          "Diagnostic serial port"
320
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
321
         flavor data
322
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
323
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
324
         description      "
325
            The aaed2000 board has two serial ports.  This option
326
            chooses which port will be used for diagnostic output."
327
     }
328
 
329
    cdl_component CYGBLD_GLOBAL_OPTIONS {
330
        display "Global build options"
331
        flavor  none
332
        no_define
333
        description   "
334
            Global build options including control over
335
            compiler flags, linker flags and choice of toolchain."
336
 
337
 
338
        parent  CYGPKG_NONE
339
 
340
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
341
            display "Global command prefix"
342
            flavor  data
343
            no_define
344
            default_value { "arm-eabi"}
345
            description "
346
                This option specifies the command prefix used when
347
                invoking the build tools."
348
        }
349
 
350
        cdl_option CYGBLD_GLOBAL_CFLAGS {
351
            display "Global compiler flags"
352
            flavor  data
353
            no_define
354
            default_value { CYGBLD_GLOBAL_WARNFLAGS . CYGBLD_ARCH_CFLAGS .
355
                "-mcpu=arm9 -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions " }
356
            description   "
357
                This option controls the global compiler flags which are used to
358
                compile all packages by default. Individual packages may define
359
                options which override these global flags."
360
        }
361
 
362
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
363
            display "Global linker flags"
364
            flavor  data
365
            no_define
366
            default_value { CYGBLD_ARCH_LDFLAGS . "-mcpu=arm9 -Wl,--gc-sections -Wl,-static -g -O2 -nostdlib" }
367
            description   "
368
                This option controls the global linker flags. Individual
369
                packages may define options which override these global flags."
370
        }
371
 
372
        cdl_option CYGBLD_BUILD_GDB_STUBS {
373
            display "Build GDB stub ROM image"
374
            default_value 0
375
            requires { CYG_HAL_STARTUP == "ROM" }
376
            requires CYGSEM_HAL_ROM_MONITOR
377
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
378
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
379
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
380
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
381
            requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
382
            requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
383
            no_define
384
            description "
385
                This option enables the building of the GDB stubs for the
386
                board. The common HAL controls takes care of most of the
387
                build process, but the final conversion from ELF image to
388
                binary data is handled by the platform CDL, allowing
389
                relocation of the data if necessary."
390
 
391
            make -priority 320 {
392
                /bin/gdb_module.srec : /bin/gdb_module.img
393
                $(OBJCOPY) --remove-section=.fixed_vectors $< gdb_module.tmp
394
                $(OBJCOPY) -O srec --change-address 0x10000000 gdb_module.tmp $@
395
            }
396
        }
397
    }
398
 
399
    cdl_component CYGPKG_HAL_ARM_ARM9_AAED2000_OPTIONS {
400
        display "ARM9/AAED2000 build options"
401
        flavor  none
402
        no_define
403
        description   "
404
            Package specific build options including control over
405
            compiler flags used only in building this package,
406
            and details of which tests are built."
407
 
408
 
409
        cdl_option CYGPKG_HAL_ARM_ARM9_AAED2000_CFLAGS_ADD {
410
            display "Additional compiler flags"
411
            flavor  data
412
            no_define
413
            default_value { "" }
414
            description   "
415
                This option modifies the set of compiler flags for
416
                building the ARM9 AAED2000 HAL. These flags are used in addition
417
                to the set of global flags."
418
        }
419
 
420
        cdl_option CYGPKG_HAL_ARM_ARM9_AAED2000_CFLAGS_REMOVE {
421
            display "Suppressed compiler flags"
422
            flavor  data
423
            no_define
424
            default_value { "" }
425
            description   "
426
                This option modifies the set of compiler flags for
427
                building the ARM9 AAED2000 HAL. These flags are removed from
428
                the set of global flags if present."
429
        }
430
 
431
        cdl_option CYGPKG_HAL_ARM_ARM9_AAED2000_TESTS {
432
            display "ARM9/AAED2000 tests"
433
            flavor  data
434
            no_define
435
            calculated { "" }
436
            description   "
437
                This option specifies the set of tests for the ARM9 Aaed2000 HAL."
438
        }
439
    }
440
 
441
    cdl_component CYGHWR_MEMORY_LAYOUT {
442
        display "Memory layout"
443
        flavor data
444
        no_define
445
        calculated { CYG_HAL_STARTUP == "RAM" ? "arm_arm9_aaed2000_ram" : \
446
                     CYG_HAL_STARTUP == "ROM" ? "arm_arm9_aaed2000_rom" : \
447
                                                "arm_arm9_aaed2000_romram" }
448
 
449
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
450
            display "Memory layout linker script fragment"
451
            flavor data
452
            no_define
453
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
454
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
455
                         CYG_HAL_STARTUP == "ROM" ? "" : \
456
                                                    "" }
457
        }
458
 
459
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
460
            display "Memory layout header file"
461
            flavor data
462
            no_define
463
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
464
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
465
                         CYG_HAL_STARTUP == "ROM" ? "" : \
466
                                                    "" }
467
        }
468
    }
469
 
470
    cdl_option CYGSEM_HAL_ROM_MONITOR {
471
        display       "Behave as a ROM monitor"
472
        flavor        bool
473
        default_value 0
474
        parent        CYGPKG_HAL_ROM_MONITOR
475
        requires      { CYG_HAL_STARTUP == "ROM" || CYG_HAL_STARTUP == "ROMRAM" }
476
        description   "
477
            Enable this option if this program is to be used as a ROM monitor,
478
            i.e. applications will be loaded into RAM on the board, and this
479
            ROM monitor may process exceptions or interrupts generated from the
480
            application. This enables features such as utilizing a separate
481
            interrupt stack when exceptions are generated."
482
    }
483
 
484
    cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
485
         display       "Work with a ROM monitor"
486
         flavor        booldata
487
         legal_values  { "Generic" "GDB_stubs" }
488
         default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
489
         parent        CYGPKG_HAL_ROM_MONITOR
490
         requires      { CYG_HAL_STARTUP == "RAM" }
491
         description   "
492
             Support can be enabled for different varieties of ROM monitor.
493
             This support changes various eCos semantics such as the encoding
494
             of diagnostic output, or the overriding of hardware interrupt
495
             vectors.
496
             Firstly there is \"Generic\" support which prevents the HAL
497
             from overriding the hardware vectors that it does not use, to
498
             instead allow an installed ROM monitor to handle them. This is
499
             the most basic support which is likely to be common to most
500
             implementations of ROM monitor.
501
             \"GDB_stubs\" provides support when GDB stubs are included in
502
             the ROM monitor or boot ROM."
503
     }
504
 
505
    cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
506
        display       "Redboot HAL options"
507
        flavor        none
508
        no_define
509
        parent        CYGPKG_REDBOOT
510
        active_if     CYGPKG_REDBOOT
511
        description   "
512
            This option lists the target's requirements for a valid Redboot
513
            configuration."
514
 
515
        # The backup image is not needed, since ROMRAM is the normal
516
        # RedBoot startup type.
517
        requires {!CYGPKG_REDBOOT_FLASH || CYGOPT_REDBOOT_FIS_REDBOOT_BACKUP == 0}
518
 
519
        # RedBoot details
520
        requires { CYGPKG_REDBOOT_ARM_LINUX_EXEC }
521
        requires { CYGHWR_REDBOOT_ARM_LINUX_EXEC_ADDRESS_DEFAULT == 0xf0008000 }
522
        define_proc {
523
            puts $::cdl_header "#define CYGHWR_REDBOOT_ARM_TRAMPOLINE_ADDRESS 0x00001f00"
524
        }
525
 
526
        cdl_option CYGHWR_REDBOOT_BOOTMONITOR {
527
            display       "Controls where RedBoot is in the boot chain"
528
            default_value {"Primary"}
529
            legal_values  {"Primary"}
530
            flavor        data
531
            active_if     CYGPKG_REDBOOT_FLASH
532
            description   "
533
                This option selects whether RedBoot sits in the boot chain.
534
                Presently it's only supported as the primary booter."
535
 
536
        }
537
        cdl_option CYGBLD_BUILD_REDBOOT_BIN {
538
            display       "Build Redboot ROM binary image"
539
            active_if     CYGBLD_BUILD_REDBOOT
540
            default_value 1
541
            no_define
542
            description "This option enables the conversion of the Redboot ELF
543
                         image to the various relocated SREC images needed
544
                         for flash updating."
545
 
546
            make -priority 325 {
547
                /bin/redboot.bin : /bin/redboot.elf
548
                $(OBJCOPY) --strip-debug $< $(@:.bin=.img)
549
                $(OBJCOPY) -O srec $< $(@:.bin=.srec)
550
                $(OBJCOPY) -O binary $< $@
551
            }
552
        }
553
    }
554
 
555
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.