OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [arm9/] [var/] [current/] [cdl/] [hal_arm_arm9.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_arm_arm9.cdl
4
#
5
#      ARM Arm9 architectural HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      gthomas
43
# Contributors:   jskov
44
# Date:           2000-11-10
45
#
46
#####DESCRIPTIONEND####
47
#
48
# ====================================================================
49
cdl_package CYGPKG_HAL_ARM_ARM9 {
50
    display       "ARM ARM9 architecture"
51
    parent        CYGPKG_HAL_ARM
52
    hardware
53
    include_dir   cyg/hal
54
    define_header hal_arm_arm9.h
55
    description   "
56
        This HAL variant package provides generic
57
        support for the ARM ARM9 processors. It is also
58
        necessary to select a specific target platform HAL
59
        package."
60
 
61
    implements    CYGINT_HAL_ARM_ARCH_ARM9
62
 
63
    compile       arm9_misc.c
64
 
65
    define_proc {
66
        puts $::cdl_system_header "#define CYGBLD_HAL_ARM_VAR_IO_H"
67
    }
68
 
69
    cdl_interface CYGINT_HAL_ARM_ARM9_VARIANT {
70
        display  "Number of variant implementations in this configuration"
71
        no_define
72
        requires 1 == CYGINT_HAL_ARM_ARM9_VARIANT
73
    }
74
 
75
    # CPU variant supported
76
    cdl_option CYGPKG_HAL_ARM_ARM9_ARM920T {
77
        display       "ARM ARM920T microprocessor"
78
        implements    CYGINT_HAL_ARM_ARM9_VARIANT
79
        default_value 0
80
        no_define
81
        define        -file=system.h CYGPKG_HAL_ARM_ARM9_ARM920T
82
        description "
83
            The ARM920T has 16k data cache, 16k instruction cache, 16 word
84
            write buffer and an MMU."
85
    }
86
 
87
    cdl_option CYGPKG_HAL_ARM_ARM9_ARM922T {
88
        display       "ARM ARM922T microprocessor"
89
        implements    CYGINT_HAL_ARM_ARM9_VARIANT
90
        default_value 0
91
        no_define
92
        define        -file=system.h CYGPKG_HAL_ARM_ARM9_ARM922T
93
        description "
94
            The ARM922T has 8k data cache, 8k instruction cache, 16 word
95
            write buffer and an MMU."
96
    }
97
 
98
    cdl_option CYGPKG_HAL_ARM_ARM9_ARM925T {
99
        display       "ARM ARM925T microprocessor"
100
        implements    CYGINT_HAL_ARM_ARM9_VARIANT
101
        default_value 0
102
        no_define
103
        define        -file=system.h CYGPKG_HAL_ARM_ARM9_ARM925T
104
        description "
105
            The ARM925T has 8k data cache, 16k instruction cache, 16 word
106
            write buffer and an MMU."
107
    }
108
 
109
    cdl_option CYGPKG_HAL_ARM_ARM9_ARM926EJ {
110
        display       "ARM ARM926EJ microprocessor"
111
        implements    CYGINT_HAL_ARM_ARM9_VARIANT
112
        default_value 0
113
        no_define
114
        define        -file=system.h CYGPKG_HAL_ARM_ARM9_ARM926EJ
115
        description "
116
            The ARM926EJ has 16k data cache, 16k instruction cache, 16 word
117
            write buffer and an MMU."
118
    }
119
 
120
    cdl_option CYGPKG_HAL_ARM_ARM9_ARM940T {
121
        display       "ARM ARM940T microprocessor"
122
        implements    CYGINT_HAL_ARM_ARM9_VARIANT
123
        default_value 0
124
        no_define
125
        define        -file=system.h CYGPKG_HAL_ARM_ARM9_ARM940T
126
        description "
127
            The ARM920T has 4k data cache, 4k instruction cache, 8 word
128
            write buffer and a protection unit."
129
    }
130
 
131
    cdl_option CYGPKG_HAL_ARM_ARM9_ARM966E {
132
        display       "ARM ARM966E microprocessor"
133
        implements    CYGINT_HAL_ARM_ARM9_VARIANT
134
        default_value 0
135
        no_define
136
        define        -file=system.h CYGPKG_HAL_ARM_ARM9_ARM966E
137
        description "
138
            The ARM966E has no data cache, no instruction cache, a
139
            write buffer and no protection unit."
140
    }
141
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.