| 1 |
786 |
skrzyp |
2009-06-03 Oliver Munz
|
| 2 |
|
|
|
| 3 |
|
|
* Fix the the problem of switching the PCM-settings if
|
| 4 |
|
|
the PCM is already up. And improve the flash-controller
|
| 5 |
|
|
programming.
|
| 6 |
|
|
|
| 7 |
|
|
2009-01-31 Bart Veer
|
| 8 |
|
|
|
| 9 |
|
|
* cdl/hal_arm_at91sam7s.cdl: update compiler flags for gcc 4.x
|
| 10 |
|
|
|
| 11 |
|
|
2009-01-24 Bart Veer
|
| 12 |
|
|
|
| 13 |
|
|
* cdl/hal_arm_at91sam7s.cdl: switch from arm-elf-gcc to
|
| 14 |
|
|
arm-eabi-gcc.
|
| 15 |
|
|
|
| 16 |
|
|
2009-11-03 Gabor Toeroek
|
| 17 |
|
|
|
| 18 |
|
|
* cdl/hal_arm_at91sam7s.cdl
|
| 19 |
|
|
* include/hal_platform_ints.h
|
| 20 |
|
|
* include/plf_io.h
|
| 21 |
|
|
* include/var_io.h: Add support for AT91SAM7SE
|
| 22 |
|
|
|
| 23 |
|
|
2009-10-31 Oliver Munz"
|
| 24 |
|
|
|
| 25 |
|
|
* cdl/hal_arm_at91sam7s.cdl: Allow external clock input to be up
|
| 26 |
|
|
to 50Mhz, but the crystal is limited to 30MHz.
|
| 27 |
|
|
|
| 28 |
|
|
2008-10-19 Igor B. Poretsky
|
| 29 |
|
|
Andrew Lunn
|
| 30 |
|
|
|
| 31 |
|
|
* cdl/hal_arm_at91sam7s.cdl: Fix calculation of RTC period. The TC
|
| 32 |
|
|
uses a different divider as the PIT.
|
| 33 |
|
|
|
| 34 |
|
|
2008-09-04 John Eigelaar
|
| 35 |
|
|
|
| 36 |
|
|
* cdl/hal_arm_at91sam7s.cdl: Set MOR OSCCOUNT and PLL Count to
|
| 37 |
|
|
values suggests by Atmel. This should make the startup stable for
|
| 38 |
|
|
all devices.
|
| 39 |
|
|
|
| 40 |
|
|
2008-09-02 John Eigelaar
|
| 41 |
|
|
|
| 42 |
|
|
* include/plf_io.h: Added definitions for devices
|
| 43 |
|
|
that has a second flash controller. Thus far only the
|
| 44 |
|
|
at91sam7x512 is supported.
|
| 45 |
|
|
|
| 46 |
|
|
2008-09-01 John Eigelaar
|
| 47 |
|
|
|
| 48 |
|
|
* cdl/hal_arm_at91sam7s.cdl: CDL for the MOR OSCCOUNT and
|
| 49 |
|
|
PLLR PLLCOUNT.
|
| 50 |
|
|
* include/hal_platform_setup.h: Turned the MOR OSCCOUNT
|
| 51 |
|
|
and the PLLR PLLCOUNT setup into CLD configurable
|
| 52 |
|
|
variables to allow a more flexible clock setup.
|
| 53 |
|
|
* include/hal_platform_setup.h: Added setup code for devices
|
| 54 |
|
|
that has a second flash controller i.e. the 512 devices.
|
| 55 |
|
|
|
| 56 |
|
|
2008-08-14 Jürgen Lambrecht
|
| 57 |
|
|
|
| 58 |
|
|
* include/plf_io.h: removed AT91_SPI_MR_MODFDIS, AT91_WSTC
|
| 59 |
|
|
(AT91_WDTC), AT91_AIC because already in var_io.h. Fixed typo.
|
| 60 |
|
|
|
| 61 |
|
|
2008-05-11 James G. Smith
|
| 62 |
|
|
Andrew Lunn
|
| 63 |
|
|
|
| 64 |
|
|
* cdl/hal_arm_at91sam7s.cdl: CDL for crystal vs clock signal.
|
| 65 |
|
|
* include/hal_platform_setup.h: Rework flash wait states to remove
|
| 66 |
|
|
redundant code when running at > 60MHz. Support clock signal input
|
| 67 |
|
|
when starting the main clock.
|
| 68 |
|
|
|
| 69 |
|
|
2008-04-30 John Eigelaar
|
| 70 |
|
|
|
| 71 |
|
|
* include/pkgconf/mlt_arm_at91sam7x512_rom.{h|ldi}: Added the
|
| 72 |
|
|
memory layout files to support the at91sam7x512
|
| 73 |
|
|
* cdl/hal_arm_at91s.cdl: Added the configuration options to
|
| 74 |
|
|
support the at91sam7x512
|
| 75 |
|
|
|
| 76 |
|
|
2008-04-23 Andrew Lunn
|
| 77 |
|
|
|
| 78 |
|
|
* include/hal_platform_setup.h: Fix setting the flash wait states
|
| 79 |
|
|
when the clock is running faster than 60MHz. r0 was undefined
|
| 80 |
|
|
causing a data abort.
|
| 81 |
|
|
|
| 82 |
|
|
2007-03-26 Andrew Lunn
|
| 83 |
|
|
|
| 84 |
|
|
* cdl/hal_arm_at91sam7s.cdl: SAM7X and SAM7XC have a CAN bus
|
| 85 |
|
|
controller.
|
| 86 |
|
|
|
| 87 |
|
|
2007-01-17 John Eigelaar
|
| 88 |
|
|
|
| 89 |
|
|
* include/plf_io.h
|
| 90 |
|
|
* src/at91sam7s_misc.c
|
| 91 |
|
|
Added code to initialise the platform ethernet hardware if need be
|
| 92 |
|
|
|
| 93 |
|
|
2007-01-02 Uwe Kindler
|
| 94 |
|
|
|
| 95 |
|
|
* cdl/hal_arm_at91sam7s.cdl Moved HAL_PLATFORM_XXX defines and
|
| 96 |
|
|
definition of platform header file (CYGBLD_HAL_PLATFORM_H) from
|
| 97 |
|
|
package CYGPKG_HAL_ARM_AT91SAM7 into board specific packages.
|
| 98 |
|
|
|
| 99 |
|
|
2006-06-01 Andrew Lunn
|
| 100 |
|
|
|
| 101 |
|
|
* cdl/hal_arm_at91sam7s.cdl: Implement the SPI bus 1 interface for
|
| 102 |
|
|
the SAM7X and SAM7XC.
|
| 103 |
|
|
|
| 104 |
|
|
2006-06-01 John Eigelaar
|
| 105 |
|
|
|
| 106 |
|
|
* include/plf_io.h: Add SPI DMA registers.
|
| 107 |
|
|
|
| 108 |
|
|
2006-05-20 John Eigelaar
|
| 109 |
|
|
|
| 110 |
|
|
include/pkgconf/mlt_arm_at91sam7x128_rom.{h|ldi}
|
| 111 |
|
|
include/pkgconf/mlt_arm_at91sam7x256_rom.{h|ldi}: Linker files
|
| 112 |
|
|
for AT91SAM7X processor.
|
| 113 |
|
|
|
| 114 |
|
|
2006-05-17 Andrew Lunn
|
| 115 |
|
|
|
| 116 |
|
|
* src/at91sam7s_misc.c: Use the AT91 generic PIO manipulation
|
| 117 |
|
|
macros. Move the LED function out into the board specific HAL
|
| 118 |
|
|
package.
|
| 119 |
|
|
|
| 120 |
|
|
2006-04-07 Andrew Lunn
|
| 121 |
|
|
|
| 122 |
|
|
* cdl/hal_arm_at91sam7s.cdl:
|
| 123 |
|
|
* include/pkgconf/mlt_arm_at91sam7s32_rom.ldi:
|
| 124 |
|
|
* include/pkgconf/mlt_arm_at91sam7s64_rom.ldi:
|
| 125 |
|
|
* include/pkgconf/mlt_arm_at91sam7s128_rom.ldi:
|
| 126 |
|
|
* include/pkgconf/mlt_arm_at91sam7s267_rom.ldi:
|
| 127 |
|
|
Allow CDL to control where in flash the image is placed.
|
| 128 |
|
|
|
| 129 |
|
|
2006-03-23 Andrew Lunn
|
| 130 |
|
|
|
| 131 |
|
|
* cdl/hal_arm_at91sam7s.cdl: Implement the USB interface when chip
|
| 132 |
|
|
has the device.
|
| 133 |
|
|
|
| 134 |
|
|
2006-03-10 Oliver Munz
|
| 135 |
|
|
|
| 136 |
|
|
* hal_arm_at91sam7s.cdl: Change the PLL-defaults so that 96MHz is
|
| 137 |
|
|
generated so that the USB does work.
|
| 138 |
|
|
|
| 139 |
|
|
2006-03-10 Andrew Lunn
|
| 140 |
|
|
Oliver Munz
|
| 141 |
|
|
|
| 142 |
|
|
* cdl/hal_arm_at91sam7s.cdl: Set the debug UART as the default
|
| 143 |
|
|
channel and fix some dodge spelling.
|
| 144 |
|
|
* src/at91sam7s_misc.c (hal_plf_hardware_init): Enable the Debug UART
|
| 145 |
|
|
pins for output and control by the device.
|
| 146 |
|
|
* include/plf_io.h: Define USART2 to be the debug UART.
|
| 147 |
|
|
|
| 148 |
|
|
2006-03-01 Andrew Lunn
|
| 149 |
|
|
|
| 150 |
|
|
* cdl/hal_arm_at91sam7s.cdl: Change the crystal frequency. The
|
| 151 |
|
|
numbers printed on top of the crystal are misleading. It has a
|
| 152 |
|
|
18.432MHz crystal, not 20MHz. This error when combined with the
|
| 153 |
|
|
previous fix to the PLL made the serial baud rate wrong. Change
|
| 154 |
|
|
the multiplier and divisor to achieve about the same CPU clock,
|
| 155 |
|
|
which should be USB compatible.
|
| 156 |
|
|
* src/at91sam7s_misc.c (hal_at91_us_baud): Need the same PLL fix
|
| 157 |
|
|
when calculating the baud rate dynamically.
|
| 158 |
|
|
* include/plf_io.h: Add the Programmable Clock Output registers.
|
| 159 |
|
|
|
| 160 |
|
|
2006-02-28 Oliver Munz
|
| 161 |
|
|
|
| 162 |
|
|
* include/hal_platform_setup.h: Fix the PLL multiplier settings
|
| 163 |
|
|
|
| 164 |
|
|
2006-02-25 Andrew Lunn
|
| 165 |
|
|
|
| 166 |
|
|
* misc/redboot_R[AO]M.ecm: Disable FIS and fconfig, enable
|
| 167 |
|
|
loading directly into flash with the load command.
|
| 168 |
|
|
|
| 169 |
|
|
2006-01-01 Oliver Munz
|
| 170 |
|
|
Andrew Lunn
|
| 171 |
|
|
|
| 172 |
|
|
* cdl/hal_arm_at91sam7s.cdl:
|
| 173 |
|
|
* include/hal_platform_ints.h:
|
| 174 |
|
|
* include/hal_platform_setup.h:
|
| 175 |
|
|
* include/plf_io.h:
|
| 176 |
|
|
* include/pkgconf/mlt_arm_at91sam7s256_rom.h:
|
| 177 |
|
|
* include/pkgconf/mlt_arm_at91sam7s256_rom.ldi:
|
| 178 |
|
|
* include/pkgconf/mlt_arm_at91sam7s128_rom.h:
|
| 179 |
|
|
* include/pkgconf/mlt_arm_at91sam7s128_rom.ldi:
|
| 180 |
|
|
* include/pkgconf/mlt_arm_at91sam7s64_rom.h:
|
| 181 |
|
|
* include/pkgconf/mlt_arm_at91sam7s64_rom.ldi:
|
| 182 |
|
|
* include/pkgconf/mlt_arm_at91sam7s32_rom.h:
|
| 183 |
|
|
* include/pkgconf/mlt_arm_at91sam7s32_rom.ldi:
|
| 184 |
|
|
* src/at91sam7s_misc.c:
|
| 185 |
|
|
* misc/redboot_ROM.ecm:
|
| 186 |
|
|
* misc/redboot_RAM.ecm:
|
| 187 |
|
|
* ChangeLog: First import of a hal for the AT91SAM7S family.
|
| 188 |
|
|
|
| 189 |
|
|
//===========================================================================
|
| 190 |
|
|
// ####GPLCOPYRIGHTBEGIN####
|
| 191 |
|
|
// -------------------------------------------
|
| 192 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 193 |
|
|
// Copyright (C) 2006 Free Software Foundation, Inc.
|
| 194 |
|
|
//
|
| 195 |
|
|
// This program is free software; you can redistribute it and/or modify
|
| 196 |
|
|
// it under the terms of the GNU General Public License as published by
|
| 197 |
|
|
// the Free Software Foundation; either version 2 or (at your option) any
|
| 198 |
|
|
// later version.
|
| 199 |
|
|
//
|
| 200 |
|
|
// This program is distributed in the hope that it will be useful, but
|
| 201 |
|
|
// WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 202 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
| 203 |
|
|
// General Public License for more details.
|
| 204 |
|
|
//
|
| 205 |
|
|
// You should have received a copy of the GNU General Public License
|
| 206 |
|
|
// along with this program; if not, write to the
|
| 207 |
|
|
// Free Software Foundation, Inc., 51 Franklin Street,
|
| 208 |
|
|
// Fifth Floor, Boston, MA 02110-1301, USA.
|
| 209 |
|
|
// -------------------------------------------
|
| 210 |
|
|
// ####GPLCOPYRIGHTEND####
|
| 211 |
|
|
//===========================================================================
|
